

# PSoC® Creator™ Project Datasheet for LCD

Creation Time: 07/17/2020 09:14:55 User: DESKTOP-4A1UR7P\USUARIO

Project: LCD

**Tool: PSoC Creator 4.3** 

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600 http://www.cypress.com



#### Copyright

Copyright © 2020 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

#### **Trademarks**

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

#### **Philips I2C Patent Rights**

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

#### **Disclaimer**

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

#### **Flash Code Protection**

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



# **Table of Contents**

1 Overview	1
2 Pins.	4
2.1 Hardware Pins	5
2.2 Hardware Ports	
2.3 Software Pins.	
3 System Settings	
3.1 System Configuration	
3.2 System Debug Settings	
3.3 System Operating Conditions.	
4 Clocks	
4.1 System Clocks	
4.2 Local and Design Wide Clocks	
5 Interrupts and DMAs.	
5.1 Interrupts	
5.2 DMAs	
6 Flash Memory	
7 Design Contents	
7.1 Schematic Sheet: Page 1	
8 Components	
8.1 Component type: ADC_DelSig [v3.30]	. 19
8.1.1 Instance ADC.	
8.2 Component type: ADC_SAR [v3.10]	
8.2.1 Instance ADC_SAR	
8.3 Component type: EEPROM [v3.0]	
8.3.1 Instance EEPROM.	
8.4 Component type: I2C [v3.50]	
8.4.1 Instance I2C.	
8.5 Component type: ThermocoupleCalc [v1.20]	
8.5.1 Instance Thermocouple_1	
8.6 Component type: Timer [v2.80]	
8.6.1 Instance Timer.	
8.6.2 Instance Timer2	
8.7 Component type: UART [v2.50]	
8.7.1 Instance UART 1	
8.7.2 Instance UART 2	
8.7.3 Instance UART 3	
9 Other Resources.	



### 1 Overview

The Cypress PSoC 5 is a family of 32-bit devices with the following characteristics:

- High-performance 32-bit ARM Cortex-M3 core with a nested vectored interrupt controller (NVIC) and a high-performance DMA controller
- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals, such as USB, I2C and SPI
- Analog subsystem that includes 20-bit Delta Sigma converters (ADC), SAR ADCs, 8-bit DACs that can be configured for 12-bit operation, comparators, op amps and configurable switched capacitor (SC) and continuous time (CT) blocks to create PGAs, TIAs, mixers, and more
- Several types of memory elements, including SRAM, flash, and EEPROM
- Programming and debug system through JTAG, serial wire debug (SWD), and single wire viewer (SWV)
- · Flexible routing to all pins

Figure 1 shows the major components of a typical <u>CY8C58LP</u> series member PSoC 5LP device. For details on all the systems listed above, please refer to the <u>PSoC 5LP Technical Reference Manual</u>.




Figure 1. CY8C58LP Device Series Block Diagram



2

Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

Name	Value
Part Number	CY8C5888AXI-LP096
Package Name	100-TQFP
Family	PSoC 5LP
Series	CY8C58LP
Max CPU speed (MHz)	0
Flash size (kB)	256
SRAM size (kB)	64
EEPROM size (bytes)	2048
Vdd range (V)	1.71 to 5.5
Automotive qualified	No (Industrial Grade Only)
Temp range (Celsius)	-40 to 85
JTAG ID	0x2E160069

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by Bus Clock, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources

Resource Type	Used	Free	Max	% Used
Digital Clocks	5	3	8	62.50 %
Analog Clocks	2	2	4	50.00 %
CapSense Buffers	0	2	2	0.00 %
Digital Filter Block	0	1	1	0.00 %
Interrupts	7	25	32	21.88 %
10	20	52	72	27.78 %
Segment LCD	0	1	1	0.00 %
CAN 2.0b	0	1	1	0.00 %
I2C	0	1	1	0.00 %
USB	0	1	1	0.00 %
DMA Channels	0	24	24	0.00 %
Timer	1	3	4	25.00 %
UDB				
Macrocells	92	100	192	47.92 %
Unique P-terms	207	177	384	53.91 %
Total P-terms	230			
Datapath Cells	13	11	24	54.17 %
Status Cells	9	15	24	37.50 %
Statusl Registers	7			
Routed Count7 Load/Enable	2			
Control Cells	4	20	24	16.67 %
Control Registers	2			
Count7 Cells	2			
Opamp	0	4	4	0.00 %
Comparator	0	4	4	0.00 %
Delta-Sigma ADC	1	0	1	100.00 %
LPF	0	2	2	0.00 %
SAR ADC	1	1	2	50.00 %
Analog (SC/CT) Blocks	0	4	4	0.00 %
DAC				




Resource Type	Used	Free	Max	% Used
VIDAC	0	4	4	0.00 %



### 2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





### 2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

Pin	Port	Name	Type	<b>Drive Mode</b>	Reset State
1	P2[5]	GPIO [unused]			HiZ Analog Unb
2	P2[6]	GPIO [unused]			HiZ Analog Unb
3	P2[7]	GPIO [unused]			HiZ Analog Unb
4	P12[4]	SIO [unused]			HiZ Analog Unb
5	P12[5]	SIO [unused]			HiZ Analog Unb
6	P6[4]	GPIO [unused]			HiZ Analog Unb
7	P6[5]	GPIO [unused]			HiZ Analog Unb
8	P6[6]	GPIO [unused]			HiZ Analog Unb
9	P6[7]	GPIO [unused]			HiZ Analog Unb
10	VSSB	VSSB	Dedicated		
11	IND	IND	Dedicated		
12	VB	VB	Dedicated		
13	VBAT	VBAT	Dedicated		
14	VSSD	VSSD	Power		
15	XRES_N	XRES_N	Dedicated		
16	P5[0]	GPIO [unused]			HiZ Analog Unb
17	P5[1]	GPIO [unused]			HiZ Analog Unb
18	P5[2]	GPIO [unused]			HiZ Analog Unb
19	P5[3]	GPIO [unused]			HiZ Analog Unb
20	P1[0]	Debug:SWD_IO	Reserved		
21	P1[1]	Debug:SWD_CK	Reserved		
22	P1[2]	GPIO [unused]			HiZ Analog Unb
23	P1[3]	Debug:SWV	Reserved		
24	P1[4]	VENT1	Software In/Out	Strong drive	HiZ Analog Unb
25	P1[5]	GPIO [unused]			HiZ Analog Unb
26	VDDIO1	VDDIO1	Power		
27	P1[6]	Rx_1	Dgtl In	HiZ digital	HiZ Analog Unb
28	P1[7]	Tx_1	Dgtl Out	Strong drive	HiZ Analog Unb
29	P12[6]	Rx_2	Dgtl In	HiZ digital	HiZ Analog Unb
30	P12[7]	Tx_2	Dgtl Out	Strong drive	HiZ Analog Unb
31	P5[4]	LCD2	Software In/Out	Strong drive	HiZ Analog Unb
32	P5[5]	LCD1	Software In/Out	Strong drive	HiZ Analog Unb
33	P5[6]	LED	Software In/Out	Strong drive	HiZ Analog Unb
34	P5[7]	GPIO [unused]			HiZ Analog Unb
35	P15[6]	USB IO [unused]			HiZ Analog Unb
36	P15[7]	USB IO [unused]			HiZ Analog Unb
37	VDDD	VDDD	Power		-
38	VSSD	VSSD	Power		
39	VCCD	VCCD	Power		
42	P15[0]	DOOR	Software In/Out	Res pull up	HiZ Analog Unb



<b>D</b> :	<b>D</b> 1	N	_	D: 14 1	EMBE
Pin	Port	Name	Type	Drive Mode	Reset State
43	P15[1]	SSR	Software In/Out	Strong drive	HiZ Analog Unb
44	P3[0]	GPIO [unused]			HiZ Analog Unb
45	P3[1]	GPIO [unused]			HiZ Analog Unb
46	P3[2]	GPIO [unused]			HiZ Analog Unb
47	P3[3]	GPIO [unused]			HiZ Analog Unb
48	P3[4]	GPIO [unused]			HiZ Analog Unb
49	P3[5]	GPIO [unused]			HiZ Analog Unb
50	VDDIO3	VDDIO3	Power		
51	P3[6]	GPIO [unused]			HiZ Analog Unb
52	P3[7]	GPIO [unused]			HiZ Analog Unb
53	P12[0]	SIO [unused]			HiZ Analog Unb
54	P12[1]	SIO [unused]			HiZ Analog Unb
55	P15[2]	GPIO [unused]			HiZ Analog Unb
56	P15[3]	Tx_3	Dgtl Out	Strong drive	HiZ Analog Unb
63	VCCA	VCCA	Power		
64	VSSA	VSSA	Power		
65	VDDA	VDDA	Power		
66	VSSD	VSSD	Power		
67	P12[2]	SIO [unused]			HiZ Analog Unb
68	P12[3]	SIO [unused]			HiZ Analog Unb
69	P4[0]	GPIO [unused]			HiZ Analog Unb
70	P4[1]	GPIO [unused]			HiZ Analog Unb
71	P0[0]	GPIO [unused]			HiZ Analog Unb
72	P0[1]	GPIO [unused]			HiZ Analog Unb
73	P0[2]	LM35	Analog	HiZ analog	HiZ Analog Unb
74	P0[3]	GPIO [unused]	19		HiZ Analog Unb
75	VDDIO0	VDDIO0	Power		
76	P0[4]	Tpos	Analog	HiZ analog	HiZ Analog Unb
77	P0[5]	Tneg	Analog	HiZ analog	HiZ Analog Unb
78	P0[6]	GPIO [unused]	+	<u> </u>	HiZ Analog Unb
79	P0[7]	GPIO [unused]			HiZ Analog Unb
80	P4[2]	GPIO [unused]			HiZ Analog Unb
81	P4[3]	GPIO [unused]			HiZ Analog Unb
82	P4[4]	GPIO [unused]			HiZ Analog Unb
83	P4[5]	SCL	Dgtl I/O	OD, DL	HiZ Analog Unb
84	P4[6]	SDA	Dgtl I/O	OD, DL	HiZ Analog Unb
85	P4[7]	GPIO [unused]	3	- ,	HiZ Analog Unb
86	VCCD	VCCD	Power		J -
87	VSSD	VSSD	Power		
88	VDDD	VDDD	Power		
89	P6[0]	GPIO [unused]	1 31131		HiZ Analog Unb
90	P6[1]	GPIO [unused]			HiZ Analog Unb
91	P6[2]	GPIO [unused]	+		HiZ Analog Unb
92	P6[3]	GPIO [unused]			HiZ Analog Unb
93	P15[4]	GPIO [unused]			HiZ Analog Unb
94	P15[5]	GPIO [unused]			HiZ Analog Unb
95	P2[0]	GPIO [unused]			HiZ Analog Unb
96	P2[1]	GPIO [unused]			HiZ Analog Unb
97	P2[2]	SW	Software	Res pull up	HiZ Analog Unb
			In/Out	1 100 pail up	
98	P2[3]	GPIO [unused]			HiZ Analog Unb
99	P2[4]	GPIO [unused]	<u> </u>		HiZ Analog Unb
100	VDDIO2	VDDIO2	Power		



Abbreviations used in Table 3 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output
- Res pull up = Resistive pull up
- HiZ analog = High impedance analog
- Dgtl I/O = Digital In/Out
- OD, DL = Open drain, drives low



### 2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

Port	Pin	Name	Type	<b>Drive Mode</b>	Reset State
P0[0]	71	GPIO [unused]			HiZ Analog Unb
P0[1]	72	GPIO [unused]			HiZ Analog Unb
P0[2]	73	LM35	Analog	HiZ analog	HiZ Analog Unb
P0[3]	74	GPIO [unused]			HiZ Analog Unb
P0[4]	76	Tpos	Analog	HiZ analog	HiZ Analog Unb
P0[5]	77	Tneg	Analog	HiZ analog	HiZ Analog Unb
P0[6]	78	GPIO [unused]			HiZ Analog Unb
P0[7]	79	GPIO [unused]			HiZ Analog Unb
P1[0]	20	Debug:SWD_IO	Reserved		
P1[1]	21	Debug:SWD_CK	Reserved		
P1[2]	22	GPIO [unused]			HiZ Analog Unb
P1[3]	23	Debug:SWV	Reserved		
P1[4]	24	VENT1	Software In/Out	Strong drive	HiZ Analog Unb
P1[5]	25	GPIO [unused]			HiZ Analog Unb
P1[6]	27	Rx_1	Dgtl In	HiZ digital	HiZ Analog Unb
P1[7]	28	Tx_1	Dgtl Out	Strong drive	HiZ Analog Unb
P12[0]	53	SIO [unused]			HiZ Analog Unb
P12[1]	54	SIO [unused]			HiZ Analog Unb
P12[2]	67	SIO [unused]			HiZ Analog Unb
P12[3]	68	SIO [unused]			HiZ Analog Unb
P12[4]	4	SIO [unused]			HiZ Analog Unb
P12[5]	5	SIO [unused]			HiZ Analog Unb
P12[6]	29	Rx_2	Dgtl In	HiZ digital	HiZ Analog Unb
P12[7]	30	Tx_2	Dgtl Out	Strong drive	HiZ Analog Unb
P15[0]	42	DOOR	Software In/Out	Res pull up	HiZ Analog Unb
P15[1]	43	SSR	Software In/Out	Strong drive	HiZ Analog Unb
P15[2]	55	GPIO [unused]			HiZ Analog Unb
P15[3]	56	Tx_3	Dgtl Out	Strong drive	HiZ Analog Unb
P15[4]	93	GPIO [unused]			HiZ Analog Unb
P15[5]	94	GPIO [unused]			HiZ Analog Unb
P15[6]	35	USB IO [unused]			HiZ Analog Unb
P15[7]	36	USB IO [unused]			HiZ Analog Unb
P2[0]	95	GPIO [unused]			HiZ Analog Unb
P2[1]	96	GPIO [unused]			HiZ Analog Unb
P2[2]	97	SW	Software In/Out	Res pull up	HiZ Analog Unb
P2[3]	98	GPIO [unused]			HiZ Analog Unb
P2[4]	99	GPIO [unused]			HiZ Analog Unb
P2[5]	1	GPIO [unused]			HiZ Analog Unb
P2[6]	2	GPIO [unused]			HiZ Analog Unb
P2[7]	3	GPIO [unused]			HiZ Analog Unb
P3[0]	44	GPIO [unused]			HiZ Analog Unb
P3[1]	45	GPIO [unused]			HiZ Analog Unb



Port	Pin	Name	Туре	Drive Mode	Reset State
P3[2]	46	GPIO [unused]			HiZ Analog Unb
P3[3]	47	GPIO [unused]			HiZ Analog Unb
P3[4]	48	GPIO [unused]			HiZ Analog Unb
P3[5]	49	GPIO [unused]			HiZ Analog Unb
P3[6]	51	GPIO [unused]			HiZ Analog Unb
P3[7]	52	GPIO [unused]			HiZ Analog Unb
P4[0]	69	GPIO [unused]			HiZ Analog Unb
P4[1]	70	GPIO [unused]			HiZ Analog Unb
P4[2]	80	GPIO [unused]			HiZ Analog Unb
P4[3]	81	GPIO [unused]			HiZ Analog Unb
P4[4]	82	GPIO [unused]			HiZ Analog Unb
P4[5]	83	SCL	Dgtl I/O	OD, DL	HiZ Analog Unb
P4[6]	84	SDA	Dgtl I/O	OD, DL	HiZ Analog Unb
P4[7]	85	GPIO [unused]			HiZ Analog Unb
P5[0]	16	GPIO [unused]			HiZ Analog Unb
P5[1]	17	GPIO [unused]			HiZ Analog Unb
P5[2]	18	GPIO [unused]			HiZ Analog Unb
P5[3]	19	GPIO [unused]			HiZ Analog Unb
P5[4]	31	LCD2	Software In/Out	Strong drive	HiZ Analog Unb
P5[5]	32	LCD1	Software In/Out	Strong drive	HiZ Analog Unb
P5[6]	33	LED	Software In/Out	Strong drive	HiZ Analog Unb
P5[7]	34	GPIO [unused]			HiZ Analog Unb
P6[0]	89	GPIO [unused]			HiZ Analog Unb
P6[1]	90	GPIO [unused]			HiZ Analog Unb
P6[2]	91	GPIO [unused]			HiZ Analog Unb
P6[3]	92	GPIO [unused]		_	HiZ Analog Unb
P6[4]	6	GPIO [unused]			HiZ Analog Unb
P6[5]	7	GPIO [unused]			HiZ Analog Unb
P6[6]	8	GPIO [unused]			HiZ Analog Unb
P6[7]	9	GPIO [unused]			HiZ Analog Unb

Abbreviations used in Table 4 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- HiZ analog = High impedance analog
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- Dgtl Out = Digital Output
- Res pull up = Resistive pull up
- Dgtl I/O = Digital In/Out
- OD, DL = Open drain, drives low



### 2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

Name	Port	Туре	Reset State
Debug:SWD_CK	P1[1]	Reserved	
Debug:SWD_IO	P1[0]	Reserved	
Debug:SWV	P1[3]	Reserved	
DOOR	P15[0]	Software In/Out	HiZ Analog Unb
GPIO [unused]	P4[1]		HiZ Analog Unb
GPIO [unused]	P4[4]		HiZ Analog Unb
GPIO [unused]	P3[5]		HiZ Analog Unb
GPIO [unused]	P3[4]		HiZ Analog Unb
GPIO [unused]	P3[3]		HiZ Analog Unb
GPIO [unused]	P3[1]		HiZ Analog Unb
GPIO [unused]	P3[0]		HiZ Analog Unb
GPIO [unused]	P4[7]		HiZ Analog Unb
GPIO [unused]	P3[2]		HiZ Analog Unb
GPIO [unused]	P0[3]		HiZ Analog Unb
GPIO [unused]	P0[6]		HiZ Analog Unb
GPIO [unused]	P0[1]		HiZ Analog Unb
GPIO [unused]	P4[0]		HiZ Analog Unb
GPIO [unused]	P0[0]		HiZ Analog Unb
GPIO [unused]	P0[7]		HiZ Analog Unb
GPIO [unused]	P3[7]		HiZ Analog Unb
GPIO [unused]	P3[6]		HiZ Analog Unb
GPIO [unused]	P4[3]		HiZ Analog Unb
GPIO [unused]	P15[2]		HiZ Analog Unb
GPIO [unused]	P4[2]		HiZ Analog Unb
GPIO [unused]	P5[1]		HiZ Analog Unb
GPIO [unused]	P5[0]		HiZ Analog Unb
GPIO [unused]	P2[3]		HiZ Analog Unb
GPIO [unused]	P5[2]		HiZ Analog Unb
GPIO [unused]	P2[1]		HiZ Analog Unb
GPIO [unused]	P2[5]		HiZ Analog Unb
GPIO [unused]	P5[3]		HiZ Analog Unb
GPIO [unused]	P2[4]		HiZ Analog Unb
GPIO [unused]	P2[7]		HiZ Analog Unb
GPIO [unused]	P2[6]		HiZ Analog Unb
GPIO [unused]	P6[4]		HiZ Analog Unb
GPIO [unused]	P6[7]		HiZ Analog Unb
GPIO [unused]	P6[6]		HiZ Analog Unb
GPIO [unused]	P6[5]		HiZ Analog Unb
GPIO [unused]	P1[5]		HiZ Analog Unb
GPIO [unused]	P6[1]		HiZ Analog Unb
GPIO [unused]	P5[7]		HiZ Analog Unb
GPIO [unused]	P1[2]		HiZ Analog Unb
GPIO [unused]	P6[0]		HiZ Analog Unb
GPIO [unused]	P6[2]		HiZ Analog Unb
GPIO [unused]	P6[3]		HiZ Analog Unb
I CD Datasheet	- [-1	07/17/2020	



Name	Port	Type	Reset State
GPIO [unused]	P15[5]		HiZ Analog Unb
GPIO [unused]	P2[0]		HiZ Analog Unb
GPIO [unused]	P15[4]		HiZ Analog Unb
LCD1	P5[5]	Software In/Out	HiZ Analog Unb
LCD2	P5[4]	Software In/Out	HiZ Analog Unb
LED	P5[6]	Software In/Out	HiZ Analog Unb
LM35	P0[2]	Analog	HiZ Analog Unb
Rx_1	P1[6]	Dgtl In	HiZ Analog Unb
Rx_2	P12[6]	Dgtl In	HiZ Analog Unb
SCL	P4[5]	Dgtl I/O	HiZ Analog Unb
SDA	P4[6]	Dgtl I/O	HiZ Analog Unb
SIO [unused]	P12[5]		HiZ Analog Unb
SIO [unused]	P12[3]		HiZ Analog Unb
SIO [unused]	P12[2]		HiZ Analog Unb
SIO [unused]	P12[1]		HiZ Analog Unb
SIO [unused]	P12[4]		HiZ Analog Unb
SIO [unused]	P12[0]		HiZ Analog Unb
SSR	P15[1]	Software In/Out	HiZ Analog Unb
SW	P2[2]	Software In/Out	HiZ Analog Unb
Tneg	P0[5]	Analog	HiZ Analog Unb
Tpos	P0[4]	Analog	HiZ Analog Unb
Tx_1	P1[7]	Dgtl Out	HiZ Analog Unb
Tx_2	P12[7]	Dgtl Out	HiZ Analog Unb
Tx_3	P15[3]	Dgtl Out	HiZ Analog Unb
USB IO [unused]	P15[7]		HiZ Analog Unb
USB IO [unused]	P15[6]		HiZ Analog Unb
VENT1	P1[4]	Software In/Out	HiZ Analog Unb

Abbreviations used in Table 5 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- Dgtl I/O = Digital In/Out
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the <u>System Reference Guide</u>
  - o CyPins API routines
- Programming Application Interface section in the cy\_pins component datasheet



# **3 System Settings**

## 3.1 System Configuration

Table 6. System Configuration Settings

Name	Value
Device Configuration Mode	Compressed
Enable Error Correcting Code (ECC)	False
Store Configuration Data in ECC Memory	True
Instruction Cache Enabled	True
Enable Fast IMO During Startup	True
Unused Bonded IO	Allow but warn
Heap Size (bytes)	0x200
Stack Size (bytes)	0x0800
Include CMSIS Core Peripheral Library Files	True

### 3.2 System Debug Settings

Table 7. System Debug Settings

Name	Value
Debug Select	SWD+SWV (serial
	wire debug and
	viewer)
Enable Device Protection	False
Embedded Trace (ETM)	False
Use Optional XRES	False

### 3.3 System Operating Conditions

Table 8. System Operating Conditions

Name	Value
VDDA (V)	5.0
VDDD (V)	5.0
VDDIO0 (V)	5.0
VDDIO1 (V)	5.0
VDDIO2 (V)	5.0
VDDIO3 (V)	5.0
Variable VDDA	False
Temperature Range	-40C -
	85/125C



### 4 Clocks

The clock system includes these clock resources:

- Four internal clock sources increase system integration:
  - o 3 to 74.7 MHz Internal Main Oscillator (IMO) ±1% at 3 MHz
  - o 1 kHz, 33 kHz, and 100 kHz Internal Low Speed Oscillator (ILO) outputs
  - 12 to 80 MHz clock doubler output, sourced from IMO, MHz External Crystal Oscillator (MHzECO), and Digital System Interconnect (DSI)
  - 24 to 80 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, and DSI
- Clock generated using a DSI signal from an external I/O pin or other logic
- Two external clock sources provide high precision clocks:
  - o 4 to 25 MHz External Crystal Oscillator (MHzECO)
  - o 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- Dedicated 16-bit divider for bus clock
- Eight individually sourced 16-bit clock dividers for the digital system peripherals
- Four individually sourced 16-bit clock dividers with skew for the analog system peripherals
- IMO has a USB mode that synchronizes to USB host traffic, requiring no external crystal for USB. (USB equipped parts only)




Figure 3. System Clock Configuration



### 4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

Name	Domain	Source	Desired	Nominal	Accuracy	Start	Enabled
			Freq	Freq	(%)	at	
						Reset	
USB_CLK	DIGITAL	IMO	48 MHz	48 MHz	±0.25	False	True
IMO	DIGITAL		24 MHz	24 MHz	±0.25	True	True
MASTER_CLK	DIGITAL	PLL_OUT	? MHz	24 MHz	±0.25	True	True
BUS_CLK	DIGITAL	MASTER_CLK	? MHz	24 MHz	±0.25	True	True
PLL_OUT	DIGITAL	IMO	24 MHz	24 MHz	±0.25	True	True
ILO	DIGITAL		? MHz	100 kHz	-55,+100	True	True
XTAL 32kHz	DIGITAL		32.768	? MHz	±0	False	False
			kHz				
Digital Signal	DIGITAL		? MHz	? MHz	±0	False	False
XTAL	DIGITAL		24 MHz	? MHz	±0	False	False

### 4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at	Enabled
						Reset	
ADC_Ext_CP Clk	DIGITAL	MASTER_CLK	? MHz	24 MHz	±0.25	True	True
timer_clock_1	DIGITAL	BUS_CLK	? MHz	24 MHz	±0.25	True	True
timer_clock	DIGITAL	BUS_CLK	? MHz	24 MHz	±0.25	True	True
I2C_IntClock	DIGITAL	MASTER_CLK	6.4 MHz	6 MHz	±0.25	True	True
ADC_SAR theACLK	ANALOG	MASTER_CLK	1.6 MHz	1.6 MHz	±0.25	True	True
ADC_theACLK	ANALOG	MASTER_CLK	128 kHz	127.66 kHz	±0.25	True	True
UART_3 IntClock	DIGITAL	MASTER_CLK	76.8 kHz	76.677 kHz	±0.25	True	True
UART_2 IntClock	DIGITAL	MASTER_CLK	76.8 kHz	76.677 kHz	±0.25	True	True



Name	Domain	Source	Desired Freq	Nominal Freq	Accuracy (%)	Start at Reset	Enabled
UART_1 IntClock	DIGITAL	MASTER_CLK	76.8 kHz	76.677 kHz	±0.25	True	True

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 5LP Technical Reference Manual
- Clocking System Chapter in the F30C SEP Technic
   Clocking chapter in the System Reference Guide
   CyPLL API routines
   CylMO API routines
   CylLO API routines
   CyMaster API routines
   CyXTAL API routines



### **5 Interrupts and DMAs**

### 5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

Name	Intr Num	Vector	Priority
RX1	0	0	7
RX2	1	1	7
Reloj	2	2	7
ADC_SAR_IRQ	3	3	7
I2C_I2C_IRQ	4	4	7
leeT	5	5	7
ADC_IRQ	29	29	7

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 5LP Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
  - o Cylnt API routines and related registers
- Datasheet for cy\_isr component

### **5.2 DMAs**

This design contains no DMA components.



### **6 Flash Memory**

PSoC 5LP devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 12 lists the Flash protection settings for your design.

Table 12. Flash Protection Settings

Start End		Protection Level
Address	Address	
0x0	0x3FFFF	U - Unprotected

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- F Factory Upgrade
- R Field Upgrade
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the PSoC 5LP Technical Reference Manual
- Flash and EEPROM chapter in the System Reference Guide
  - o CyWrite API routines
  - CyFlash API routines




### 7 Design Contents

This design's schematic content consists of the following schematic sheet:

### 7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance <u>ADC</u> (type: ADC\_DelSig\_v3\_30)
- Instance <u>ADC\_SAR</u> (type: ADC\_SAR\_v3\_10)
- Instance <u>EEPROM</u>(type: EEPROM\_v3\_0)
- Instance <a>I2C</a> (type: I2C\_v3\_50)
- Instance <u>Thermocouple\_1</u> (type: ThermocoupleCalc\_v1\_20)
- Instance <u>Timer</u> (type: Timer v2 80)
- Instance <u>Timer2</u> (type: Timer\_v2\_80)
- Instance <u>UART\_1</u> (type: UART\_v2\_50)
- Instance <u>UART\_2</u> (type: UART\_v2\_50)
- Instance <u>UART\_3</u>(type: UART\_v2\_50)



# **8 Components**

8.1 Component type: ADC\_DelSig [v3.30]

### 8.1.1 Instance ADC

Description: Delta-Sigma ADC Instance type: ADC\_DelSig [v3.30]

Datasheet: online component datasheet for ADC\_DelSig

Table 13. Component Parameters for ADC

Parameter Name	Value	Description
ADC_Alignment	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config2	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config3	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Alignment_Config4	Right	This parameter determines how the result is aligned in the 24 bit result word.
ADC_Charge_Pump_Clock	false	Low power charge pump clock selection
ADC_Clock	Internal	Parameter for selecting the ADC clock type.
ADC_Input_Mode	Differential	Differential or Single ended input mode
ADC_Input_Range	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config2	-Input +/- Vref/16	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config3	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Input_Range_Config4	-Input +/- Vref	Choose input operating mode that best supports the range of the signals being measured.
ADC_Power	Medium Power	Sets power level of ADC.
ADC_Reference	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config2	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config3	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Reference_Config4	Internal 1.024 Volts	Selects voltage reference source and configuration.
ADC_Resolution	16	ADC Resolution in bits
ADC_Resolution_Config2	20	ADC Resolution in bits
ADC_Resolution_Config3	16	ADC Resolution in bits
ADC_Resolution_Config4	16	ADC Resolution in bits



		EMBEDDED IN TOMORROW*
Parameter Name	Value	Description
Clock_Frequency	64000	Determines the ADC clock
		frequency.
Comment_Config1	Default Config	Parameter which holds the user comment for the config1.
Comment Config2	Second Config	Parameter which holds the user
		comment for the config2.
Comment_Config3	Third Config	Parameter which holds the user
		comment for the config3.
Comment_Config4	Fourth Config	Parameter which holds the user comment for the config4.
Config1_Name	IC_Config	This parameter is used to create
		constants in the header file for
		config 1.
Config2_Name	TC_Config	This parameter is used to create
		constants in the header file for config 2.
Config3_Name	Therm Config	This parameter is used to create
0 =		constants in the header file for
		config 3.
Config4_Name	CFG4	This parameter is used to create
		constants in the header file for
0.5		config 4.
Configs	3	Number of active configurations
Conversion_Mode	2 - Continuous	ADC conversion mode
Conversion_Mode_Config2	2 - Continuous	ADC conversion mode
Conversion_Mode_Config3	2 - Continuous	ADC conversion mode
Conversion_Mode_Config4	2 - Continuous	ADC conversion mode
Enable_Vref_Vss	false	Determines whether or not to connect ADC's reference Vssa
		to AGL[6].
EnableModulatorInput	false	When this parameter is
Enablewedatatormput	laise	enabled, the modulator input
		terminal will be enabled on the
		symbol.
Input_Buffer_Gain	1	Gain of input amplifier
Input_Buffer_Gain_Config2	1	Gain of input amplifier
Input_Buffer_Gain_Config3	1	Gain of input amplifier
Input_Buffer_Gain_Config4	1	Gain of input amplifier
Input_Buffer_Mode	Level Shift	Buffer Mode type selection
Input_Buffer_Mode_Config2	Level Shift	Buffer Mode type selection
Input_Buffer_Mode_Config3	Level Shift	Buffer Mode type selection
Input_Buffer_Mode_Config4	Rail to Rail	Buffer Mode type selection
Ref_Voltage	1.024	Set reference voltage
Ref_Voltage_Config2	1.024	Set reference voltage
Ref_Voltage_Config3	1.024	Set reference voltage
Ref_Voltage_Config4	1.024	Set reference voltage
rm_int	false	Removes internal interrupt (IRQ)
Sample_Rate	2000	Sample Rate in Hz
Sample Rate Config2	60	Sample Rate in Hz
Sample Rate Config3	10000	Sample Rate in Hz
Sample_Rate_Config4	10000	Sample Rate in Hz
Start_of_Conversion	Software	Continuous conversions or
	20	hardware controlled
User Comments		Instance-specific comments.



### 8.2 Component type: ADC\_SAR [v3.10]

### 8.2.1 Instance ADC\_SAR

**Description: Successive approximation ADC** 

Instance type: ADC\_SAR [v3.10]

Datasheet: online component datasheet for ADC\_SAR

Table 14. Component Parameters for ADC SAR

Parameter Name	Value	Description
ADC_Clock	Internal	Selects either the internal or
		external clock source.
ADC_Input_Range	0.0 to	Parameter used to choose the
	2.048V	input operating mode that best
	(Single	supports the range of the
	Ended) 0 to Vref*2	signals being measured.
ADC_Power	High Power	This parameter sets the power
		level of the ADC.
ADC_Reference	Internal Vref	Selects the voltage reference
		source and configuration.
ADC_Resolution	12	Sets the resolution of the ADC
		in bits.
ADC_SampleMode	Free	Selects the mode that the ADC
	Running	operates in. This can be either
		free-running or triggered mode.
Enable_next_out	false	This parameter enables the End
		Of Sampling (eos) output
		terminal.
Ref_Voltage	1.024	Sets the reference voltage in
		volts.
rm_int	false	Removes internal interrupt
		(IRQ)
Sample_Rate	100000	Specifies the sample rate in Hz.
User Comments		Instance-specific comments.

### 8.3 Component type: EEPROM [v3.0]

#### 8.3.1 Instance EEPROM

Description: Provides an API to Erase and Write EEPROM.

Instance type: EEPROM [v3.0]

Datasheet: online component datasheet for EEPROM

Table 15. Component Parameters for EEPROM

Parameter Name	Value	Description
User Comments		Instance-specific comments.

### 8.4 Component type: I2C [v3.50]

#### 8.4.1 Instance I2C

**Description: Standard I2C communication interface** 

Instance type: I2C [v3.50]

Datasheet: online component datasheet for I2C



Table 16. Component Parameters for I2C

Parameter Name	Value	Description
Address_Decode	Hardware	Determines either hardware or software address match logic.
BusSpeed_kHz	400	I2C Data Rate in kbps. Standard settings are 50, 100, 400 or 1000. The value must be between 1 and 1000.
EnableWakeup	false	Determines if I2C is selected as wakeup source.
ExternalBuffer	false	Exposes scl and sda in and out terminals outside the component.
Externi2cIntrHandler	false	Allows I2C interrupt handler to be set outside the I2C component. This feature intended only for PM/SM bus usage.
ExternTmoutIntrHandler	false	Allows I2C timeout interrupt handler to be set outside the I2C component. This feature intended only for PM/SM bus usage.
Hex	false	Indicates that address has been input in hexadecimal format.
I2C_Mode	Master	Determines I2C mode (Slave/Master/Multi- Master/Multi-Master-Slave).
I2cBusPort	Any	Determines which I2C pins have been selected. Select I2C0/I2C1 and connect to corresponding pins to be able use I2C as wakeup source.
Implementation	UDB	Determines either I2C implementation Fixed Function or UDB.
NotSlaveClockMinusTolerance	25	Internal component clock negative tolerance value in Master, Multi-Master or Multi-Master-Slave mode.
NotSlaveClockPlusTolerance	5	Internal component clock positive tolerance value in Master, Multi-Master or Multi-Master-Slave mode.
PrescalerEnabled	false	Enables prescaler (7-bit counter) to expand timeout timer range.
PrescalerPeriod	1	Prescaler period of timeout timer.
SclTimeoutEnabled	false	Enables low time monitoring of scl line.
SdaTimeoutEnabled	false	Enables low time monitoring of sda line.
Slave_Address	8	7-bits I2C slave address.
SlaveClockMinusTolerance	5	Internal component clock negative tolerance value in Slave mode.



Parameter Name	Value	Description
SlaveClockPlusTolerance	50	Internal component clock positive tolerance value in Slave mode.
TimeoutImplementation	UDB	Determines either timeout timer feature implementation as UDB or Fixed Function. The Fixed Function implementation only available for PSoC5LP.
TimeOutms	25	Determines maximum time allowed for scl or sda to be low state (in mS). The timeout timer generates interrupt after timeout expires.
TimeoutPeriodff	1563	Period of timeout timer (Fixed Function).
TimeoutPeriodUdb	39999	Period of timeout timer (UDB).
UdbInternalClock	true	Determines either internal or external clock source for I2C UDB.
UdbSlaveFixedPlacementEnable	false	Enables fixed placement for I2C UDB. Only available in slave mode.
User Comments		Instance-specific comments.

### 8.5 Component type: ThermocoupleCalc [v1.20]

### 8.5.1 Instance Thermocouple\_1

**Description: Thermocouple Temperature Measurement Calculator** 

Instance type: ThermocoupleCalc [v1.20]

Datasheet: online component datasheet for ThermocoupleCalc

Table 17. Component Parameters for Thermocouple\_1

Parameter Name	Value	Description
MaxError	Error 1	Selects the maximum error
		allowed due to polynomial
PolynomialOrder	5th Order	Polynomial order
ThermocoupleType	K-Type	Select Thermocouple Type
User Comments		Instance-specific comments.

### 8.6 Component type: Timer [v2.80]

### 8.6.1 Instance Timer

Description: 8, 16, 24 or 32-bit Timer

Instance type: Timer [v2.80]

Datasheet: online component datasheet for Timer

Table 18. Component Parameters for Timer

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either edge but not until a valid falling edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either edge but not until a valid rising edge is detected first.

LCD Datasheet 07/17/2020 09:14 23



Parameter Name	Value	Description
CaptureCount	2	The CaptureCount parameter works as a divider on the hardware input "capture". A CaptureCount value of 2 would result in an actual capture taking place every other time the input "capture" is changed.
CaptureCounterEnabled	false	Enables the capture counter to count capture events (up to 127) before a capture is triggered.
CaptureMode	Rising Edge	This parameter defines the capture input signal requirements to trigger a valid capture event
EnableMode	Software Only	This parameter specifies the methods in enabling the component. Hardware mode makes the enable input pin visible. Software mode may reduce the resource usage if not enabled.
FixedFunction	true	Configures the component to use fixed function HW block instead of the UDB implementation.
InterruptOnCapture	false	Parameter to check whether interrupt on a capture event is enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether interrupt on a FIFO Full event is enabled disabled.
InterruptOnTC	false	Parameter to check whether interrupt on a TC is enabled or disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or disabled.
Period	47999	Defines the timer period (This is also the reload value when terminal count is reached)
Resolution	16	Defines the resolution of the hardware. This parameter affects how many bits are used in the Period counter and defines the maximum resolution of the internal component signals.
RunMode	Continuous	Defines the hardware to run continuously, run until a terminal count is reached or run until an interrupt event is triggered.
TriggerMode	None	Defines the required trigger input signal to cause a valid trigger enable of the timer
User Comments		Instance-specific comments.



### 8.6.2 Instance Timer2

Description: 8, 16, 24 or 32-bit Timer Instance type: Timer [v2.80] Datasheet: online component datasheet for Timer

Table 19. Component Parameters for Timer2

Parameter Name	Value	Description
CaptureAlternatingFall	false	Enables data capture on either
		edge but not until a valid falling
		edge is detected first.
CaptureAlternatingRise	false	Enables data capture on either
		edge but not until a valid rising
		edge is detected first.
CaptureCount	2	The CaptureCount parameter
		works as a divider on the
		hardware input "capture". A
		CaptureCount value of 2 would
		result in an actual capture
		taking place every other time
CaptureCounterEnabled	false	the input "capture" is changed.
CaptureCounterEnabled	laise	Enables the capture counter to count capture events (up to
		127) before a capture is
		triggered.
CaptureMode	None	This parameter defines the
Captarelylode	None	capture input signal
		requirements to trigger a valid
		capture event
EnableMode	Software Only	This parameter specifies the
		methods in enabling the
		component. Hardware mode
		makes the enable input pin
		visible. Software mode may
		reduce the resource usage if not
		enabled.
FixedFunction	false	Configures the component to
		use fixed function HW block
		instead of the UDB
		implementation.
InterruptOnCapture	false	Parameter to check whether
		interrupt on a capture event is
		enabled or disabled.
InterruptOnFIFOFull	false	Parameter to check whether
		interrupt on a FIFO Full event is
1.1	f.1.	enabled disabled.
InterruptOnTC	false	Parameter to check whether
		interrupt on a TC is enabled or
NumberOfCentures	1	disabled.
NumberOfCaptures	1	Number of captures allowed until the counter is cleared or
		disabled.
Period	4799999	Defines the timer period (This is
Fellou	4133333	also the reload value when
		terminal count is reached)
	1	(Cirilliai Court is reacticu)



Parameter Name	Value	Description
Resolution	24	Defines the resolution of the
		hardware. This parameter
		affects how many bits are used
		in the Period counter and
		defines the maximum resolution
		of the internal component
		signals.
RunMode	Continuous	Defines the hardware to run
		continuously, run until a terminal
		count is reached or run until an
		interrupt event is triggered.
TriggerMode	None	Defines the required trigger
		input signal to cause a valid
		trigger enable of the timer
User Comments		Instance-specific comments.

# 8.7 Component type: UART [v2.50]

### 8.7.1 Instance UART\_1

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]
Datasheet: online component datasheet for UART

Table 20. Component Parameters for UART\_1

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	9600	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.



Parameter Name	Value	Description
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used
		to enable/disable the interrupt
InterruptOnTVEifoEull	false	on 'TX FIFO empty' event.  This is an Interrupt mask used
InterruptOnTXFifoFull	laise	to enable/disable the interrupt
		on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used
		to enable/disable the interrupt
		on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on
		hardware address detected
IntOnAddressMatch	false	event by default  Enables the interrupt on
IntoriAddressiviator	laise	hardware address match
		detected event by default
IntOnBreak	false	Enables the interrupt on break
		signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX
		byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun
IntOn Darity Error	false	error event by default  Enables the interrupt on parity
IntOnParityError	laise	error event by default
IntOnStopError	false	Enables the interrupt on stop
		error event by default
NumDataBits	8	Defines the number of data bits.
		Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.
OverCamplingDate	8	Values can be 1 or 2 bits.
OverSamplingRate	0	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd,
		Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity
		type to be changed through
		software by using the
RXAddressMode	None	WriteControlRegister API Configures the RX hardware
RAAddressiviode	None	address detection mode
RXBufferSize	4	The size of the RAM space
		allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter
		enables the TX clock generation
		on DataPath resource. When disabled, TX clock is generated
		from Clock7.
TXBufferSize	4	The size of the RAM space
		allocated for the TX output
	<u> </u>	buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3
		polling resources on the RX UART sampler.
User Comments		Instance-specific comments.
CCOT COMMISSION		otanoo opoomo oominionto.



### 8.7.2 Instance UART\_2

Description: Universal Asynchronous Receiver Transmitter Instance type: UART [v2.50]
Datasheet: online component datasheet for UART

Table 21. Component Parameters for UART\_2

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX Hardware Address #1.
Address2	0	This parameter specifies the RX Hardware Address #2.
BaudRate	9600	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal length for the RX (detection) channel.
BreakBitsTX	13	Specifies the break signal length for the TX channel.
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	true	Enables the interrupt on RX byte received event by default



Parameter Name	Value	Description
IntOnOverrunError	false	Enables the interrupt on overrun
		error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.  Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through software by using the WriteControlRegister API
RXAddressMode	None	Configures the RX hardware address detection mode
RXBufferSize	4	The size of the RAM space allocated for the RX input buffer.
RXEnable	true	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter enables the TX clock generation on DataPath resource. When disabled, TX clock is generated from Clock7.
TXBufferSize	4	The size of the RAM space allocated for the TX output buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3 polling resources on the RX UART sampler.
User Comments		Instance-specific comments.

### 8.7.3 Instance UART\_3

**Description: Universal Asynchronous Receiver Transmitter** 

Instance type: UART [v2.50]

Datasheet: online component datasheet for UART

Table 22. Component Parameters for UART\_3

Parameter Name	Value	Description
Address1	0	This parameter specifies the RX
		Hardware Address #1.
Address2	0	This parameter specifies the RX
		Hardware Address #2.
BaudRate	9600	Sets the target baud rate.
BreakBitsRX	13	Specifies the break signal
		length for the RX (detection)
		channel.
BreakBitsTX	13	Specifies the break signal
		length for the TX channel.



Parameter Name	Value	Description
BreakDetect	false	Enables the break detect hardware.
CRCoutputsEn	false	Enables the CRC outputs.
EnIntRXInterrupt	false	Enables the internal RX interrupt configuration and the ISR.
EnIntTXInterrupt	false	Enables the internal TX interrupt configuration and the ISR.
FlowControl	None	Enable the flow control signals.
HalfDuplexEn	false	Enables half duplex mode on the RX Half of the UART module.
HwTXEnSignal	true	Enables the external TX enable signal output.
InternalClock	true	Enables the internal clock. This parameter removes the clock input pin.
InterruptOnTXComplete	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event.
InterruptOnTXFifoEmpty	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event.
InterruptOnTXFifoFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event.
InterruptOnTXFifoNotFull	false	This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event.
IntOnAddressDetect	false	Enables the interrupt on hardware address detected event by default
IntOnAddressMatch	false	Enables the interrupt on hardware address match detected event by default
IntOnBreak	false	Enables the interrupt on break signal detected event by default
IntOnByteRcvd	false	Enables the interrupt on RX byte received event by default
IntOnOverrunError	false	Enables the interrupt on overrun error event by default
IntOnParityError	false	Enables the interrupt on parity error event by default
IntOnStopError	false	Enables the interrupt on stop error event by default
NumDataBits	8	Defines the number of data bits. Values can be 5, 6, 7 or 8 bits.
NumStopBits	1	Defines the number of stop bits.  Values can be 1 or 2 bits.
OverSamplingRate	8	This parameter defines the over sampling rate.
ParityType	None	Sets the parity type as Odd, Even or Mark/Space
ParityTypeSw	false	This parameter allows the parity type to be changed through software by using the WriteControlRegister API



Parameter Name	Value	Description
RXAddressMode	None	Configures the RX hardware
		address detection mode
RXBufferSize	4	The size of the RAM space
		allocated for the RX input buffer.
RXEnable	false	Enables the RX in the UART
TXBitClkGenDP	true	When enabled, this parameter
		enables the TX clock generation
		on DataPath resource. When
		disabled, TX clock is generated
		from Clock7.
TXBufferSize	4	The size of the RAM space
		allocated for the TX output
		buffer.
TXEnable	true	Enables the TX in the UART
Use23Polling	true	Allows the use of 2 out of 3
		polling resources on the RX
		UART sampler.
User Comments		Instance-specific comments.



### 9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
  - Software base types
  - o Hardware register types
  - Compiler defines
  - Cypress API return codes
  - Interrupt types and macros
- Registers
  - o The full PSoC 5LP register map is covered in the PSoC 5LP Registers Technical Reference
  - o Register Access chapter in the System Reference Guide
    - § CY\_GET API routines § CY\_SET API routines
- System Functions chapter in the **System Reference Guide** 
  - o General API routines
  - o CyDelay API routines
  - o CyVd Voltage Detect API routines
- Power Management
  - o Power Supply and Monitoring chapter in the PSoC 5LP Technical Reference Manual
  - o Low Power Modes chapter in the PSoC 5LP Technical Reference Manual
  - o Power Management chapter in the System Reference Guide
    - § CyPm API routines
- Watchdog Timer chapter in the **System Reference Guide** 
  - CyWdt API routines
- Cache Management
  - o Cache Controller chapter in the PSoC 5LP Technical Reference Manual
  - o Cache chapter in the System Reference Guide
    - § CyFlushCache() API routine