
# **Languages and Compilers** (SProg og Oversættere)

**Code Generation** 


#### **Code Generation**

- Describe the purpose of the code generator
- Discuss Intermediate representations
- Describe issues in code generation
- Code templates and implementations
- Back patching
- Implementation of functions/procedures/methods
- Register Allocation and Code Scheduling

### The "Phases" of a Compiler



### The "Phases" of a Compiler



### **Intermediate Representations**

- Abstract Syntax Tree
  - Convenient for semantic analysis phases
  - We can generate code directly from the AST, but...
  - What about multiple target architectures?
- Intermediate Representation
  - "Neutral" architecture
  - Easy to translate to native code
  - Can abstracts away complicated runtime issues
    - Stack Frame Management
    - Memory Management
    - Register Allocation




Figure 10.3: A middle-end and its ILs simplify construction of a compiler suite that must support multiple source languages and multiple target architectures.

#### **Issues in Code Generation**

#### Code Selection:

Deciding which sequence of target machine instructions will be used to implement each phrase in the source language.

#### Storage Allocation

Deciding the storage address for each variable in the source program. (static allocation, stack allocation etc.)

• Register Allocation (for register-based machines)

How to use registers efficiently to store intermediate results.

#### Code Scheduling

The order in which the generated instructions are executed

#### **Code Emmision**

- Generating the actual instructions is usually called emission
  - a CodeGenVisitor emits instructions
- Example:
  - MethodBodyVisitor.visit(Plus)
    - visit(E1)
    - visit(E2)
    - emit("iadd\n")

```
/* Visitor code for Marker ⑦

procedure VISIT(Computing n)


VISITCHILDREN(n)

loc ← ALLOCLOCAL()

n.SETRESULTLOCAL(loc)

call EMITOPERATION(n)

end
```




### **Code Templates**

```
Visitor code for Marker (12)
                                                                   procedure VISIT (CondTesting n)
visit [if E then C1 else C2] =
                                                                      falseLabel ← GENLABEL()
                                                                      endLabel ← GENLABEL()
            visit [E]
                                                                      call n.GETPREDICATE().ACCEPT(this)
                                                                      predicateResult ← n.GETPREDICATE().GETRESULTLOCAL()
                                                                      call EMITBRANCHIFFALSE(predicateResult, falseLabel)
            JUMPIFFALSE
                                                                      call n.getTrueBranch().accept(this)
                                                                      call EMITBRANCH(endLabel)
            visit [C1]
                                                                      call emitLabelDef(falseLabel)
                                                                      call n.getFalseBranch().accept(this)
            JUMP h
                                                                       call EMITLABELDEF(endLabel)
                                               E
                                                                    end
           visit [C2]
 h:
```

### **Code Templates**

#### While Command:

```
visit [while E do C] =
    1: visit [E]
        JUMPIFFALSE d
        visit[C]
        JUMP 1
```



#### **Alternative While Command code template:**

```
visit [while E do C] =
    JUMP h
1: visit [C]
h: visit[E]
    JUMPIFTRUE 1
```

### **Backpatching Example**

```
public Object WhileCommand (
           WhileCommand com, Object arg) {
  short j = nextInstrAddr;
  emit (Instruction JUMPop, 0,
       Instruction.CBr, 0) dummy address
  short q = nextInstrAddr;
  com.C.visit(this, arg);
  short h = nextInstrAddr;
                                    backpatch
  code[j].d = h;
  com.E.visit(this, arg);
  emit (Instruction.JUMPIFop, 1,
       Instruction.CBr,q);
                               execute [while E do C] =
  return null;
                                    JUMP h
                                  g: execute [C]
                                  h: evaluate[E]
                                    JUMPIF(1) q
```

### **Code Template: Global Procedure**

```
elaborate [proc I () ~ C] =
      JUMP g
   e: execute [C]
      RETURN(0) 0
   g:
execute[I ()] =
      CALL(SB) e
```

```
# Push frame on stack
subi $sp,$sp,frameSz
                            # Save return address in frame
      $ra,0($sp)
SW
                            # Save old frame pointer in frame
      $fp,4($sp)
SW
      $fp,$sp
                             # Set $fp to access new frame
move
# Save callee-save registers (if any) here
# Body of method is here
# Restore callee-save registers (if any) here
lw
      $ra,0($fp)
                            # Reload return address register
lw $fp,4($fp)
                            # Reload old frame pointer
addi
      $sp,$sp,frameSz
                            # Pop frame from stack
jr
      $ra
                             # Jump to return address
```

Figure 13.6: MIPS prologue and epilogue code

## Register Allocation

- A compiler generating code for a register machine needs to pay attentention to register allocation as this is a limited ressource
- In routine protocol
  - Allocate arg1 in R1, arg2 in R2 .. Result in R0
  - But what if there are more args than regs?
- In evaluation of expressions
  - On MIPS all calculations take place in regs
  - Reduce traffic between memory and regs

# Code scheduling

- Modern computers are pipelined
  - Instructions are processed in stages
  - Instructions take different time to execute
  - If result from previous instruction is needed but not yet ready then we have a stalled pipeline
  - Delayed load
    - Load from memory takes 2, 10 or 100 cycles
  - Also FP instructions takes time

### Reg allocation and Code Scheluling

- Reg allocations algorithms try to minimize the number of regs used
- May conflict with pipeline architecture
  - Using more regs than strictly necessary may avoid pipeline stalls
- Solution
  - Integrated register allocator and code scheduler




Figure 13.31: AST-Level Peephole Optimization




Figure 13.32: IR-Level Peephole Optimizations




Figure 13.33: Bytecode-Level Peephole Optimizations

```
beq $reg, $0, L1
                           bneq $reg, $0, L2
   b L2
                                                     b L1
                          L1:
                                                                      L1:
L1:
                                                  L1:
            (a)
                                                           (b)
     b L1
                         b L2
L1: b L2
                                              move $reg, $reg
                    L1: b L2
                                                                      (nothing)
                                                       (d)
           (c)
sw $reg,loc
                    sw $reg,loc
lw $reg,loc
           (e)
```

Figure 13.34: Code-Level Peephole Optimizations