
Nascom RAM B 4Mhz / 48K Dynamic Memory Card

Constructional and Functional Specification D O C U M E N T A T I O N

Lucas Logic Limited, Welton Road, Wedgnock Industrial Estate, Warwick CV34 5PZ

NM Part No. 024-300 Issue 2

21/4/80



NASCOM type B RAM board: PCB modification

On issue 3 board, immediately adjacent to LK2, there will be found a wide track running along the edge of the board at right angles to the edge connector.


If only one through-plated hole is provided to connect the wide track to its counterpart on the other side of the board it is recommended that a piece of wire be soldered through the hole to provide greater current capacity.

SUBSTITUTION

Type B Memory Board

In this kit the 20 pin header plug for SK1, the decoding linksocket, --- has been replaced with an 18 pin plug.

This plug should be wired in exactly the same way as the 20 pin plug, omitting connections to pins 1 ($\phi\phi\phi\phi$) and 20 (N1 M. EXT). The plug should be inserted in the 20 pin socket to make contact with pins 10 and 11 but not with pins 1 and 20.



ADDRESS DECODE

If a NASCOM-1 system is in use, pin 20 may need to be wired; in this case, the plug should be used at the other end of the socket. The only case in which difficulty may arise is that in which a NASCOM-1 is being used in conjunction with 48K of memory on one board; if this circumstance arises please contact us and we will endeavour to assist.

We sincerely regret any inconvenience caused by this temporarily necessary substitution.



18:07:80 ref: 024-300i2

B-type RAM board: documentation errata

page 1-2	Under 'Circuit ref' for IC42 Read IC39 for RP3 Read RP4 for RP4 Read RP5
page 1-5	fig. 3: write protect switch links for SWl Read SW3 for SW3 Read SW1
page 1-6	para. 7: intergrated circuits: item (9) to 74LS74 ADD 'or 74S74'
page 2-5	memory test object code address ØDØH for 3CH Read C3H the illustration of the display
	produced is not exactly as it would appear on the screen.
page 3-4	the space allocated to the existing operating system should be $\phi\phi\phi\phi$ to ϕ 7FF.
page 3-7	under '32K of Memory' for O & 2 Read O & 1
	under '48K of Memory' drawing: pin 18 for BO Read Bl

Circuit diagram 024-401 Cs 74, 75 and 76 should be 202 and not 407 as shown.

Please inform us if you detect any further errors in this or other documents; we are always grateful to know of them.

NASCOM Documentation Department

Introduction

The RAM B is a Dynamic random access memory board. The memory may be configured to have a memory capacity of 16k, 32K or 48K bytes of user RAM. This on-board memory expandability is made possible by population options of either eight, sixteen or twenty-four MK4116 (16,384x1 MOS dynamic RAM) memories. The RAM B provides options for positioning the decoded memory space to start on any 4K address boundary. The RAM B also includes logic for a "Page mode operation" which permits up to four, fully populated, RAM B boards to be used in one system (192K in total).

This Manual contains all the information necessary to build, test and use your 4Mhz - 48K Dynamic RAM card. A separate Manual has been produced to cover the additional construction and use of the Page mode and Write protect upgrade kit (part no 024-110).

Section number	Title	Page number
. 1	Introduction for construction Component Check list Suggested order of construction Component placement	1-1 1-2 1-3 1-7
2	Memory test software	2-1
3	Specifications Circuit description Suggested memory map Memory array supply links Page mode links Addressing link options References Circuit diagrams	3-1 3-4 3-5 3-6 3-6 3-7

Construction

- 1. Do not begin construction now. Read through all the documentation at least twice before starting in order to ensure that no fundamental and expensive errors are made.
- 2. Do not leave the MK4116 Dynamic RAM integrated circuits out of their antistatic packing. (see Nascom 1 or 2 Manual for MOS handling instructions).
- 3. Keep the box in which the RAM card was delivered in case it should have to be returned for repair.
- 4. Do not attempt to use too large a soldering iron. Use an earthed 15 to 25 watt soldering iron equipped with a suitably small bit. Use the 22 Swg resin-cored solder supplied with the kit.
- Fit all components in the board on the same side as the printed information.
- 6. Be certain to fit all integrated circuits and tantalum bead capacitors in the correct locations and the correct way round.
- 7. Be certain to connect the power supplies to the Bus the correct way round. (See Nasbus functional specification, part No. 003-310).
- 8. Do not attempt to remove or plug in, integrated circuits on the board, or perform any soldering while the power supply is switched on.
- 9. If any difficulty is experienced when plugging an IC into its socket do not use extreme force. If in doubt remove the IC; check that the pins are straight and parallel and start again. An IC insertion tool may be found useful. Note that all ICs are manufactured with the leads spread apart by a few degrees to suit mechanised handling equipment. They can be bent parallel with care using small pliers or one row at a time by pressing down sideways on a flat surface. There should be no bend in the leads and they should be at right angles to the body.
- 10. Before switching on any power supplies, hold the board up against a powerful lamp and inspect both sides with a magnifying glass for solder splashes, unsoldered joints, incorrectly orientated components and bent IC pins. (To check for the latter look at all ICs end on). TAKE TIME OVER THIS.

11. The following tools are needed:-

- (a) Long nose pliers

- (b) Side cutters
 (c) 15 to 25 watt soldering iron
 (d) A damp sponge or cloth to keep iron bit clean
 (e) A powerful light source
 (f) A magnifying glass for inspecting the PCB
 (g) A multimeter not necessary, but useful to check supplies

COMPONENT LIST

No.	Part No.	Qty	Desci	ription	Circuit ref.
INT	EGRATED CI	RCUITS			
01	501-244	4		Octal Tri-state buffer	IC25 to 28
02	501-075	1	74LS75	Quad latch	IC29 -
03	501-156	2	74LS156	0'c 2 to 4 decoder	IC30 & 31
04	502-074	1	74874	Schottky dual D-type	
		_		flip-flop	1C32
05	503-157	2	74157	TTL Quad 2 to 1	
				multiplexer	IC33 & 34
06	501-020	1 2 2 1 1 1	74LS20	Dual 4 input Nand gate	
07	501-008	2	74LS08	Quad 2 input And gate	
80	501-032	2	74LS32	Quad 2 input Or gate	IC37 & 38
09	503-006	1	7406	TTL O'c Hex inverter	10 =39
10	501-279	1	74LS279	Quad reset/set latch	IC40
11	501-004	1	74LS04	Hex inverter	IC46
12	601-900	1	54-018	Polara 150ns active	
				delay line	IC47
MEM	ORY				
	024-100	8	MK4116	Dynamic RAM / 16K kit	IC1 to 8
	024-101	16	MK4116	Dynamic RAM / 32K kit	
	024-102	24	MK4116	Dynamic RAM / 48K kit	
DEC	ISTORS		٠		
		1 レ	000_Z_D	77 77D resistor pack	RP1
14		1 0	/000-7-Bi	33 33R resistor pack	KLT
15	614-103			47 47R resistor pack	RP2
16	614-101	. 1	888-T-K	4.7K 4K7 resistor pack	RP#4
17	614-102	1	899-3-R	4.7K 4K7 resistor pack	RP 45
18		6	2K/ .25	watt red - violet - red	R1 to 6
19	510-102			watt brown - black - re	
20	510-221	14	220R.25	watt red - red - brown	R10 to 13

RES	ISTORS Cont		
21	510-220	1	22R .25watt red - red - black R15
CAF	ACITORS		
22	609-127	1	10uF Tantalum bead 25v C78
23	609-110	6	2uF2 Tantalum bead 35v C74 to 76
			& C80 to 82
24	520-104	48	100n Ceramic disc C1 to 48
25	520-103	24	10n Ceramic disc C49 to 69
			71,72 & 77
26	520-330	2	33pf Ceramic disc C70 & 79
1 C	SOCKETS		,
27	705-104	6	20 pin .3 inch D1L
28	705-102	31	16 pin .3 inch DIL
29	705-101	15	14 pin .3 inch DIL
	SCELLANEOUS		•
30	705-113	1	20 pin header plug .3 inch DIL SKT 1
31	710-100	1	77 way Nasbus connector PL 1
32	024-200	1	RAM B PCB

SUGGESTED ORDER OF CONSTRUCTION

- 1. Unpack the kit and check the contents against the parts list. Return the memory ICs to their antistatic packing immediately after checking. Inspect the printed circuit board (PCB) for any signs of damage.
- 2. RESISTORS Preform the leads of the 15 resistors to a seperation of 1/2inch (12.7mm). Some resistors may be supplied already formed. Insert the resistors into the card. Components may be held in place after insertion by bending the leads about 40 degrees in the opposite direction. Solder the resistors.
- 3. IC SOCKETS Check to see that all the IC sockets do not have their pins bent or missing. During insertion take care not to bend any pins. When soldering the IC sockets it may be a good idea to solder only two pins on opposite corners to begin with. Then turn the board over again and check that the sockets are flat on the board, straight and also correctly oriented. See figure 1 for typical socket orientation marks. Any necessary alterations may now be carried out with ease, as only two pins are soldered.





fig.1b Typical orientation marks viewed from above, pins facing away from you. Pin 1 is the top left hand corner in each case.



4. CAPACITORS Insert and solder:- (1) The 48, 100n ceramic capacitors, located near the memory array which are C1 to C48. (2) The 24, 10n ceramic capacitors. (3) The 2, 33pf ceramic capacitors which are C70 and C79. (4) And finally the tantalum capacitors. These are electrolytic capacitors and as such must be correctly orientated (see fig.2), C78 is 10uf. C74 to C76 and C80 to C82 are 2.2uf.


fig.2



Positive terminal



Positive terminal



5. Using offcuts from the resistors or capacitors, solder in position the test points marked with a square on the PCB. The GND (0v) test point is located near the 77 way edge connector. The remaining test points are located near the opposite edge of the PCB. These test points are, from left to right WR EN, RD EN, MUX, WR2, WR1, RASO, CAS, RAS2, WR0 and RAS1. Crop the leads on the component side of the board leaving about 3/8ths inch or enough lead to enable test hooks to be hooked onto them. Crop the leads on the circuit side.

6. LINKS If the "Page mode and write protect upgrade kit" is not installed and memory type MK4116 is used wire the links as shown overleaf:-

LK1 c to 2 LK2 c to 2 LK3 c to 2 LK5 c to 1 LK6 c to 2 LK7 leave out

if the upgrade kit is installed and memory type MK4116 is used wire the links as follows:-

LK1 c to 2 LK2 c to 2 LK3 c to 2 LK5 c to 2 LK6 c to 1 LK7 wire in link

Please note that incorrect positioning of LK1,2 and 3 may result in the memory being damaged. For further information on link options refer to section 3-4 of this manual. Finally, a link should be inserted in each of the three switch pads (SW1 to 3) when the upgrade kit is not used, as illustrated below.

fig.3 Write protect Switch Links






6. ADDRESS DECODE Insert the 20 pin header plug into SK1. One corner of the plug has a notch in it, this is pin 1. It is suggested that the address decode links are soldered onto the header while inserted into SK1. This will maintain the pin alignment while the pins are hot. Refer to section 3-5 of this manual and wire in position the decode links on the header plug.

7. INTEGRATED CIRCUITS insert the resistor packs and ICs in the following sequence:-

```
RP1.....899-3-R33
(2)
    RP2.....899-3-R47
    RP4.....898-3-R4.7
(3)
(4)
    RP5.....899-3-R4.7K
    IC25 to 28....74LS244
IC33 & 34.....74157
(5)
(6)
    1039....7406
(7)
(8)
    1C46.....74LS04
    1032.....74LS74 OR 74574
(9)
(10) IC36 & 41.....74LS08
(11) IC29.....74LS75
(12)
    1C35.....74LS20
(13) 1047.....54-018
(14) 1C37 & 38.....74LS32
(15) IC40.....74LS279
(16) IC30 & 31.....74LS156
(17) IC1 to 8.....MK4116 for 16K bytes
                  of memory
    ICI to 16.....MK4116 for 32K bytes
                  of memory
    IC1 to 24.....MK4116 for 48k bytes
                  of memory
```

- ** IC 47 (the delay line) has pin 1 indicated by a white dot.
- When completed, check that ICs are correctly orientated and in the right place.
- 8. Take a final look at the card and check that there are no unsoldered pins or solder bridges anywhere.
- 9. When satisfied everything is correct, plug the board into the system. Power up the system and, if a multimeter is available, check the supply voltages. Check Nascom 1 or 2 for Normal operation.
- 10. Enter the machine code "Memory test" program which may be found in section 2 page 1.



1.1

1. MEMORY TEST PROGRAM.

This program is designed to run under Nas-sys on a Nascom 1 or 2. The program is split into two halves, part 1 executes three tests giving the following error letter if the condition is not met :-

- A Location not set to zero B Walking bit test
- C location not set to FF

Part two of the program loads a jump instruction into each location and then executes it, moving the jump through the memory as it goes. If the program "crashes" because of a fault in memory the screen will hold the last address, or if this is cleared or corrupted locations OD49 & OD4A will still contain it. The program will loop till a system reset or fault occurs.

Execute 0080 ssss eeee . Where ssss is the first location and eeee is the last location of memory to be tested.

ZEAP Z80 Assembler - Source Listing

	0290	; NA	\S-\$YS	S EQUATES	3		
OCOE	0300	ARG2	EQU	#OCOE			
OC10	0310	ARG3	EQU	#0C10			
0C29	0320	CURSOR	EQU	#0C29			
0018	0330	SCAL	EQU	#18			
0028	0340	PRS	EQU	# 28			
0030	0350	ROUT	EQU	#30			
0066	0360	TBCD3	EQU	#66			
0068	0370	B2HEX	EQU	#68			
0069	0380	SPACE	EQU	#69			
006A	0390	CRLF	EQU	#6A			
000C	0400	CS	EQU	#0C			
000D	0410	CR	EQU	#0D			
	0420	;					
	0430	;					
	0440	;					
0C80	0450		ORG	#0 ¢80			
0C80 EF	0460		RST	PRS			
0C81 0C	0470		DEFB	CS ₂ 0			
0C83 EF	0480	LOOP	RST	PRS			
0C84 4D	0490		DEFM	/MEMORY	TEST	PART	1/
0C96 0D	0500		DEFB	CR _z 0			

```
0C98 2A100C
                                   HL, (ARG3); FINISH ADDR
               0510
                             LD
OC9B AF
                0520
                              XOR
OC9C ED5B0E0C 0530
                             LD
                                   DE, (ARG2); START ADDR
                                              ;CALC COUNT
                              SBC
OCAO ED52
                0540
                                   HL, DE
                                              COUNT ON STACK
OCA2 E5
                0550
                              PUSH
                                   HL
OCA3 44
                0560
                             LD
                                   B_H
OCA4 4D
                0570
                             1D
                                   C,1
                                              ;AND IN BC
                                   HL, (ARG2)
OCA5 2A0EOC
                0580
                             LD
                                              START ADDR ON STACK
OCA8 E5
                0590
                              PUSH HL
OCA9 54
                0600
                             LD
                                   D,H
                                   E_L
                                                      ;AND DE
OCAA 5D
                0610
                             1D
                                              ; READY FOR LDIR
OCAB
     13
                0620
                              INC
                                   DE
OCAC 3600
                0630
                                   (HL)_{>0}
                                              ; ZERO THE 1st LOCATION
                              LD
OCAE EDBO
                                              ;AND COPY IT THROUGH
                0640
                              LDIR
                                              START ADDR BACK
OCBO E1
                0650
                              POP
                                   HL
OCB1 C1
                0660
                              POP
                                   BC
                                              :AND COUNT
                                              ;CHECK FOR ZERO'S
                0670
                                              CLEAR ERROR FLAG
OCB2 1600
                0680 ZCHK
                              LD
                                   D,0
OCB4 AF
                0690
                              XOR
                                   Α
                                              ;CLEAR A
                                              ;MEMORY SHOULD BE ZERO
                0700
                              CP
                                   (HL)
OCB5 BE
OCB6 3E41
                0710
                                   A."A
                                              ;LOAD ERROR LETTER IN
                              LD
                                               CASE
                                              ;FAULT A IF NON-ZERO
OCB8 C4390D
                0720
                              CALL NZ, ERR
                0730;--
                                              WALKING BIT TEST
OCBB 3E01
                0740
                              LD
                                   A,1
                                              ; INITIAL BIT POSITION
                                   (HL),A
                                              ; PUT IT IN MEMORY ; DID IT GET THERE
                0750 WALK
                              LD
OCBD 77
OCBE BE
                0760
                              CP
                                   (HL)
                              PUSH AF
                                              ; SAVE BIT PATTERN
OCBF F5
                0770
                                   A,"B
OCCO 3E42
                0780
                                              ;LOAD ERROR LETTER IN
                              LD
                                               CASE
OCC2 C4390D
                0790
                              CALL NZ, ERR
                                              ; FAULT B IF WALK FAILS
                                              ;BIT PATTERN AND FLAGS ;IF IT FAILED DO NEXT
                              POP
                                   AF
0CC5 F1
                0800
OCC6 2003
                              JR
                                   NZ, ALFF
                0810
                                               TEST
                                              ;WALK BIT ACROSS
OCC8 17
                0820
                              RLA
0CC9 30F2
                              JR
                                   NC, WALK
                                              ;UNTIL IT REACHES
                0830
                                               CARRY
                                             -LOAD FF TEST
                0840;---
OCCB 3EFF
                              LD
                                   A,#FF
                0850 ALFF
                                   (HL),A
0CCD 77
                0860
                              LD
OCCE BE
OCCF 3E43
                                              ;DID IT GET THERE
                0870
                              CP
                                   (HL)
                                   A, TĆ
                                              ;LOAD ERROR LETTER IN
                              LD
                0880
                                               CASE
OCD1 C4390D
                              CALL NZ, ERR
                                              FAULT C FF NOT LOADED
                0890
OCD4 7A
                0900
                              LD
                                   A_zD
                                              GET ERROR FLAG
OCD5 B7
                              OR
                                   Α
                                              ;NON-ZERO IF ERROR
                0910
                                               OCCURED
OCD6 C4460D
                0920
                              CALL NZ_NEWLIN
                                              STEP ON TO NEXT
OCD9 EDA0
                0930
                              LDI
                                               LOCATION
                              JP
                                              ;LOOP TILL END REACHED
OCDB EAB20C
                0940
                                   PE, ZCHK
```

```
0950;------
                                   -----PART TWO
                             RST PRS
  OCDE EF
                0960
                0970
  OCDF OD
                            DEFB CR
  OCEO 50
                            DEFM / PART 2 OP-CODE FETCH JEST/
                0980
                            DEFB CR.O
  OCFA OD
                0990
                            LD
  OCFC 2A100C
                1000
                                  HL_(ARG3)
  OCFF AF
                1010
                            XOR
                                  Α
OD00 ED580E0C 1020
                                  DE (ARG2)
                            1.D
                                          CALC COUNT
  0D04 ED52
                1030
                           SBC
                                  HL, DE
  0D06 44
                1040
                            LD
                                  B,H
  0D07 4D
                                           COUNT IN BC
                1050
                            1D
                                  C,L
  0D08 0B
                                  BC
                1060
                            DEC
                                           ;MAKE ROOM FOR JP
  0D09 0B
                1070
                             DEC
                                BC
  ODOA EB
                1080
                             EX
                                  DE,HL
                                           ;HL=ARG2
  ODOB E5
                1090 OPLOOP PUSH HL
                                           ;START ADDR
                                  A,#C3
  ODOC 3EC3
                1100
                            1D
  ODOE 77
                1110
                            LD
                                  (HL),A
                                           ; PUT JP IN MEMORY
  ODOF 23
                1120
                            INC
                                  HL
                                 DE RETURN
  OD10 11270D
                1130
                            LD
  0D13 73
                1140
                             LD
                                  (HL),E
  0D14 23
                1150
                             INC
                                  HL
                                           ;FOLLOWED BY ADDRESS
                                  (HL),D
  0D15 72
                .1160
                            LD
                             POP HL ;GET START ADDR BACK
  0D16 E1
                1170
  OD17 ED5B290C 1180
                            LD DE, (CURSOR); GET CURRENT CURSOR
                             PUSH BC
                                         SAVE COUNT
  OD1B C5
                1190
  OD1C DF
                1200
                             RST
                                  SCAL
                                           ;PRINT CURRENT ADDR
                            DEFB TBCD3
  0D1D 66
                1210
                           LD (STORE), HL ; SAVE ADDR WE MAY BOMB
  OD1E 22490D
                1220
  OD21 ED53290C 1230
                            LD (CURSOR), DE; REPLACE OLD CURSOR
                                           GET COUNT BACK
                             POP BC
  0D25 C1
                1240
                                           JUMP TO TEST RAM
                1250
                             JP
                                  (HL)
  0D26 E9
                1260 RETURN LDI
                                           ; RETURN HERE HOPFULLY
  0D27 EDA0
                             JP PE,OPLOOP; LOOP TILL DONE
  OD29 EAOBOD
                1270
                             RST PRS
  OD2C EF
                 1280
                             DEFM /LOOPING/
  0D2D 4C
                1290
                             DEFB CR_0
  0D34 0D
                1300
                1310
                            JP
  0D36 C3830C
                                  LOOP
                1320;-----
                                       ----ERROR ROUTINE
                             PUSH AF
                                           ;SAVE FLAGS
  0D39 F5
                 1330 ERR
                                           ;OUTPUT ERROR LETTER
  0D3A F7
                 1340
                             RST ROUT
                 1350
                             RST
                                  SCAL
  OD3B DF
  0D3C 69
                             DEFB SPACE
                                           ;AND SPACE
                 1360
                             PUSH BC
                                           ;SAVE COUNT
  0D3D C5
                1370
  OD3E DF
                1380
                             RST
                                  SCAL
                             DEFB TBCD3
                                           ;OUPUT ADDR
  OD3F 66
                1390
  0D40 C1
                1400
                             POP
                                  BC
  0D41 DF
                             RST
                                  SCAL
                 1410
                             DEFB SPACE
  0D42 69
                1420
                                           ;SET ERROR FLAG
  0D43 14
                1430
                             INC
                                  D
```

0 D	44	F1	1440		POP	AF			
OD.	45	C9	1450		RET				
OD:	46	DF	1460	NEWLIN	RST	SCAL		·	
0D	47	6A	1470		DEFB	CRLF			
0 D	48	С9	1480		RET				
0.0	02		1490	STORE	DEFS	2	;SPACE	FOR	ADDR

Memory test object code listing

```
EF OC 00 EF 4D 45 4D 4F 52 59 20 54 45 53 54 20
0080
      50 41 52 54 20 31 0D 00 2A 10 0C
                                            ED 5B OE
                                                      0C
0090
                                        AF
                      2A
      ED 52 E5
               44 4D
                         0E
                            0C
                               E5 54 5D
                                         13
                                            36 00 ED B0
0CA0
                                         3E
                                                   BE
         C1 16
               00 AF
                         3E
                            41
                               C4 39 0D
                                            01
                                               77
OCB0
      E1
                      BE
        42 C4
                   0D F1 20
                            03
                               17 30 F2
                                         3E FF 77
OCCO
      3E
               39
                  7A B7 C4 46 OD ED A0 EA B2 OC EF OD
0CD0
      43 C4 39 OD
0CE0
      50 41 52 54
                   20 32 20 20 4F 50 2D 43
                                            4F 44 45 20
      46 45 54 43 48 20 54 45 53 54 0D 00
                                            2A 10 0C
                                                     AF
0CF0
      ED 5B 0E
                  ED 52 44
                            4 D
                                OB OB EB
                                         E5
                                            3E
                                                #C377
                                                      23
0D00
               OC.
         27
                   23
                      72 E1
                            ED
                                5B
                                   29
                                      OC.
                                         C 5
                                            DF
                                               66
                                                   22
                                                      49
0D10
      11
            0D
               73
                      C1 E9 ED A0 EA 08 0D EF 4C
                                                  4F
                                                     4F
               29 OC
0D20
      OD ED 53
      50 49 4E 47 0D 00 C3 83 0C F5 F7 DF
                                            69 C5 DF 66
0D30
      C1 DF 69 14 F1 C9 DF 6A C9 00 00 00 00 00 00 00
0D40
```

Upon execution of the above program the VDU should output the following message if the Memory card is functions correctly.

MEMORY TEST PART 1

PART TWO OPCODE FETCH TEST

This message will be repeated until either a fault condition arrises or a system reset is performed.

However If the Memory card is faulty the VDU would output a message similar to the example below;-

MEMORY TEST PART 1
A aaaa B bbbb C cccc
A aaaa B bbbb C cccc
A aaaa
A aaaa B bbbb
A aaaa B bbbb C cccc

PART 2 OPCODE FETCH TEST eeee

Where agas is a location in memory that will not set to zero, bbbb will not accept certain data patterns, cccc will not set all bits high & eeee was the last address that did not accept a jump command.

Memory test program copyright c 1980 CC Soft.

SECTION 3

1. SPECIFICATIONS -

Memory capacitymax. 48K bytes in 16K increments					
Memory cycle time (without wait state)400ns min.					
Memory access time (without wait state)150ns max.					
Operating temperature					
Interface levelsTTL compatible					
Supply requirements+12v +/- 5% @ 130mA top. (fully populated)					
+5v +/- 5% @ 300mA typ.					
-5v +/- 5% @ 25mA typ.					
Physical dimensions 8 x 8 inches					
Bus structureto Nasbus Issue 4 specification					

2. NASBUS MEMORY ASSOCIATED CONTROL SIGNALS

- MREQ Memory request indicates that the address bus holds a valid address for memory read, write or refresh.
- RFSH Refresh indicates that the lower seven bits of the address bus contain a refresh address for dynamic memory.
- RD Read indicates that the CPU wants data from 1/0 or memory.
- WR Write indicates that the data bus holds valid data for memory to store
- RAMDIS RAM disable is an active low signal which disables output from any RAM on the bus. Used to give ROM priority over RAM.
- M.EXT A decoded signal from one of the RAM boards in the system defining which 4K block is used by Nascom 1. Not used by Nascom 2.

DBDR Data bus drive determines the direction of the bidirectional data bus buffers on the buffer card. Low to drive data to the Nascom. Not used by Nascom 2.

The following circuit description should be read in conjunction with the circuit diagrams to be found near the end of this manual.

3. ADDRESS and DECODE LOGIC Address lines A0 to A11 are buffered by ICs 27 and 28 (Schottky Schmitt). Buffered address lines A0 to A13 are routed to address switches IC33 and 34, where they are switched into the memory array to provide row (A0 to A6) and column (A7 to A13) addresses. The row and column addresses are strobed into the memory by two negative going clocks called Row address strobe (RAS) and column address strobe (CAS). By the use of RAS and CAS the address bits are latched into the memory for access to the required memory location. Because the Z80 CPU does not guarantee that the address bus will hold valid information past the rising edge of MREQ on an Op-code fetch, A12 to A15 are latched (IC29) each time MREQ is active. This prevents glitches appearing on the RAS lines. A12 to A15 are decoded in ICs 30 and 31 to provide select signals for each 4K byte block of memory starting at any 4K boundary. These signals arrive at pins 1 to 16 of SK1. Pin 20 of SK1 provides the M.EXT signal which is necessary to decode the internal addressing of Nascom 1. This signal is not required by Nascom 2. Pins 17,18 and 19 (SK1) are the memory array bank selects. These selects should be commoned to four of the 16 4K decodes. A0 to A7 are also routed to IC43 for Port decoding when "Page-mode" is used.

4. MEMORY CONTROL LOGIC MREQ is buffered by IC 27/3 and Inverted by 1C46/8. The output from 1C46/8 is Anded (IC36/11) with the output from the 4Mhz Z80 precharge extender circuit (IC32) and is then inverted by IC46/10 (TP9-RAS). The RAS signal is then Ored in IC37/3/6/8 with the Anded bank decode and Refresh signals. When a memory bank is decoded only one RAS line to the memory array goes low. However, if a memory refresh is being performed, all the RAS inputs to the array will go low. The Active delay line (IC47), whose input is MREQ, goes low at pin 4 (MUX) approximately 60ns after MREQ goes active. All memory timing is referenced to MREQ. The 60ns delay was chosen to allow an adequate margin for the row address hold time. The signal controls the address multiplexers (IC33 & 34). Until now the memory array has been receiving the row addresses (A0 to A6). When MUX goes low the

column addresses (A7 to A13) are then switched to the array address inputs. After a further delay of approximately 30ns the delay line goes low at Pin 11 (CAS). This signal is then 0red in IC37/11 with RFSH. If a refresh is not being performed the memory array will receive CAS. It is necessary to delay CAS from MUX in order to allow the addresses to stabalise after being switched. When CAS is received the memory then latches the column addresses.

- 5. READ and WRITE LOGIC The WR signal is buffered in 1027/7 and is then Ored with the output of the card page mode WREN circuitry (TP10). This line is taken to the common terminal of LK5. If page mode is not installed then LK5/C should be connected to LK5/1 (+5v). This will permanently enable write. enable. However, if page mode is installed, this link should be connected the other way round (LK5/C to LK5/2). This connects the WREN signal to the page mode circuitry and only when the card is paged in will WREN be enabled. This signal is The combined \overline{WR} and \overline{WREN} signal is then further active high. Ored within the remaining three gates of IC38 with the memory bank write protect signals from 1C40/4.7 & 9. The outputs of 1C38 are taken to the memory array \overline{WR} inputs via 3 33R resistors within RP1. The \overline{WR} inputs to the memory array also appear at TP6.7 & 8 where they are marked \overline{WR} 0 - 2 on the PCB. The write protect switches are supplied with the page mode kit (SW 1 - 3) so when the card is not used in page mode it is necessary to install 3 links, one in each of the switch pads; as shown in Fig.3 Because these write protect inputs are fully buffered, it is possible to have SW 1 - 3 mounted in a remote site not too far away from the card and connected to the 3 pads of each switch. The RD input is buffered in 1C39/4 which appears at an input of 1C35/8. The other inputs to this gate are MREQ, decode and card RDEN. The output of the gate when active enables the data output buffer 1025 and will DBDR low. The memory will output data when addressed only when its write inputs are not active. (For further information on the memory chips, refer to Mostek's data sheet on the MK4116). The card RDEN (TP11) signal is similar to mentioned WREN signal. When page mode is not the previously installed, it is necessary to link LK6/C to LK6/2. LK6/C should be linked to LK6/1 if page mode is installed.
 - 6. PAGE MODE and write protect upgrade kit. IC43 decodes the port (port FF) and is Ored with WR in IC44/3. This signal is subsequently Ored with IORQ which is used as a clock to latch data into IC45. The outputs from IC45 will all be low on power-up as the system reset is connected to the master reset input of this IC. Also on power-up, IC40/13 will be high bringing IC44/8 & 11 high. SW4 is a four position dil switch which selects the card page number. If in position 0 as marked

on the PCB, the card will become active on power-up and up until such time as the port status changes. By changing the data of port FF one card can be paged out and another paged into the system. Because of this method of paging it is possible to enable one card to read only and another to write only; so by allowing the processor to read and write to the same address, data will be transferred from one page to another. This illustrates only one of many ways in which the page mode facility can be used. The page on LED (LED4) will be lit up when a page is read enabled. LED1, 2 & 3 will be lit if the write protect switch is in its protect position. These LEDs are driven by IC42 which is a five NPN transistor array. The fifth transistor in this package is used to provide Nasbus with an IO/EXT signal. When page mode is not installed, LK7 should not be present. Nasbus lines 46 to 48 are brought onto the card to allow the facilities of the page mode to be extended at a later date.

7. SUGGESTED NASCOM MEMORY MAP

 $(\mathbf{v}^{(i)})^{\mathrm{with}}$

÷ 3.

ne) ng

bar

។ ១៤៦

2k 0000 to 07FF# Existing operating system

/ 0800 to OBFF Existing video RAM

128 0000 to 007F Existing operating system workspace

 $rac{80}{}$ 0C80 to 0CFF Extended operating system workspace

OD00 to OF7F Workspace for firmware or workspace for programs

OF80 to OFFF Usual stack space

1000 to 8FFF General RAM space. Start of general program space

9000 to 9FFF Programmable graphics RAM or general RAM space

9800 to AFFF Colour graphics RAM or general RAM space

B000 to B7FF Extensions to the operating system or extensions to Naspen

B800 to BFFF Naspen or related word processing software

C000 to CFFF Revas or general dissembler software or do to Colour graphics control software


Memory map continued...

D000 to DFFF or general assembler type software or extensions to Basic

E000 to FFFF 8K Basic


8. MEMORY ARRAY SUPPLY LINKS (LK1 to 3) These three links are provided to enable memories other than type MK4116 to be used on the board. This includes new memories not yet available such as Pseudo-Static devices. If this type of device is used in the future, some makes may require the Z80 refresh signal at pin 1. In this case change LK 3 (c to 1) and remove tantalum capacitors C80, 81 and 82. Check the supply requirements for these devices and change LK1 and 2 where appropriate

fig.5 Links 1 to 3



The above links 1 to 3 are shown in the correct position for use with MK4116 Dynamic memory, as supplied with the kit.

9. PAGE MODE LINKS (LK5 to 6)




10. ADDRESSING LINK OPTIONS

fig.7 SK1 Address decode

			_				
0000-0FFF	1		20	NI M.EXT			
1000-1FFF	2		19	BANK 0 (1C	s /1	to	8)
2000-2FFF	3	ŀ	18	BANK 1 (10	s 9	ţο	16)
3000-3FFF	4	!	17	BANK 2 (10:	s 17	to	24)
4000-4FFF	5	<u> </u>	16	F000-FFFF			
5000-5FFF	6	1	15	E000-EFFF			
6000-6FFF	7		14	D000-DFFF			
7000-7FFF	8		13	C000-CFFF			
8000-8FFF	9		12	B000-BFFF	\$1.EX	1 1 L	
9000-9FFF	10		11	A000-AFFF	_	** #244	
			•				•

A link between pin 1 and 20 is only requisite if the memory card is to be used in a Nascom 1 system.

fig.8 Suggested link options.



11. References

- 1. Z80 CPU Technical manual
- 2. Nasbus functional specification. Issue 7.
 - 3. MOSTEK MK4116 RAM data sheet
 - 4. Nascom 1 constructional notes
- 5. Nascom 2 constructional notes
 - 6. Nascom Buffer card specification.
 - 7. MOSTEK Z80 Dynamic RAM interface application note.

This documentation was prepared on the NAS-PEN Text processor.