## SECTION 1 - HARDWARE MANUAL

#### Contents

- 1.1 Introduction
- 1.2 Links/Switches LSW1 and LSW2
- 1.3 Memory decode header LKS1
- 1.4 Memory type linkblocks LKB 1-9
- 1.5 Memory addressing
- 1.6 Video memory addressing
- 1.7 Input/output port addressing
- 1.8 Power supply requirements and connections
- 1.9 Tuning the TV
- 1.10 Cassette interface adjustment
- 1.11 External connections
- 1.12 External socket assignments
- 1.13 Test Points
- 1.14 Component list, circuit reference order
- 1.15 Commonent list, numerical order
- 1.16 Commonent changes for use outside UK
- 1.17 Commonent and board layout

#### 1.1 Introduction

The Nascom 2 is an exceptionally flexible computer system, and can be set up to operate in a number of different ways. However in order to ensure correct operation it is important that the correct switch and wire link options are present to suit the user's application. Those who have bought their board ready-assembled should have had these options set by the supplier, and therefore need not dwell on this section initially. Those who have bought a kit, or who are planning changes to the hardware configuration of their system will find in this section details of how to select the mode of operation which they require.

The flexibility of the system means that there are a number of choices to be made. We recommend that you should read through the instructions which follow twice before proceeding with the configuration process, and that you should proceed through the steps methodically.

Please note particularly the following warnings:

- 1. Any error in matching the wiring of linkblocks 1-9 with the type of integrated circuit inserted in the associated socket will cause malfunction, and may cause damage.
- 2. ANY incorrect external connection may cause both 'internal and external damage.


3+ \*\*\*\*\*UD: TUPUK!UN!\*\*\*\*

The keyboard must be connected ONLY to PL3; and UNDER NO CIRCUM-STANCES to PL2; which carries voltages capable of destroying the keyboard.

\*

#### 1.2 Links/switches LSW1 and LSW2

Two areas on the extreme edde of the Nascom board contain links or switches which are used to select various run options for the computer. Either wire links or switches may be provided. The locations of these links or switches are shown below:



Note that where the user intends to change any of these links frequently it will be more convenient to take wires from the appropriate link mads to a front-manel switch (ed if baud rate for mrinters is to be changed frequently).

The functions of these switches can be summarised as follows:

ز	Link/switch	h Function	Link made /switch up	Link absent /switch down
	LSW1/0	Memory wait	On	011
	LSW1/9	CPU clock select	Internal	Bus
		4K/8K Memory decode		4K
		4K/8K Memory decode		4K
	. = .	50/60Hz (625/525 ln)		60Hz/525 line
		Restart address A15	0	1
		Restart address A14	ō	ī
		Restart address A13	Ö	1
		Restart address A12	ō	ī
	Link/switch	n Function	Link/switch upper	Link/switch lower
	LSW2/0	CPU clock frequency	4 MHz	2 MHz
	LSW2/9	Alpha/graphics select		Aleha only
\	LSW2/8	Port addressing		
1	LSW2/7	Serial input device		
	LSW2/6		Extnl clock	
	LSW2/5	Receive speed		
		Cassette receive speed		
		Transmit speed		
	LSW2/2	Transmit speed		
	1.0110.44			

#### Link/switch functions

LSW2/1

1. LSW1/1 to LSW1/4 fix the restart address to which the computer will jump when power is applied or the 'reset' button is pushed. Normally the links are all made (switches up) so that restart occurs in NAS-SYS. If, for example, the links LSW1/4, LSW1/3 and LSW1/2 were not made (switches up) and link LSW1/1 were made then on power on or manual reset the computer would start up in BASIC, performing a cold start.

30**0** baud

Cassette transmit speed 1200 baud

- 2. LSW1/5 selects the number of stop bits separting characters sent by the serial output interface. Normally only one stop bit will be required, except at 110 baud.
- 3. LSW1/6 allows selection between TV receivers designed for 50Hz (625 line) or 60 Hz (525) lines.
- 4. LSW1/7 and LSW1/8 allow the on-board memory in sockets 35 to 42 to be treated as one continuous block of 8K or as 2 independent 4K blocks. See also notes on the header plus (section 1.3).
- 5.LSW1/9 allows for selection between the on-board processor clock (normal state) or a clock on the NASBUS.
- 6. LSW1/O allows an additional wait state to be used with certain slower memory devices. It may be necessary to turn memory wait on when running BASIC at 4MHz.

- 7. LSW2/1 to LSW2/3 allow switchins of the serial input speed for a cassette or a terminal. LSW2/2 selects whether the speed is to be set by LSW2/1 or LSW2/3. If Cassette is selected then LSW2/1 determines whether 1200 or 300 band will be used. If Cassette is NOT selected then LSW2/3 determines whether the standard 110 band teletype rate or an external clock is to be used to control the speed of data transfer.
- 8. LSW2/4 to LSW2/6 perform similar functions for the receive data rate.
- 9. LSW2/7 selects whether the source of serial input is the cassette unit or a terminal.
- 10. LSW2/8 selects whether any external input/output ports are to be addressed. For a Nascom 2 in isolation only internal ports should be specified.
- 11. LSW2/9 selects whether the graphic characters are to be used. If the graphics generator chip is not present the alpha only mode should be used.
- 12. LSW2/0 selects between a 4MHz and 2MHz clock speed for the microprocessor. Normaly a 4MHz clock will be used.

The normal confiduration for the switches when using a 4MHz clock: 1200 band cassette tare and an 8k memory block is:


LSW1 1:2:3:47:5:6:7:8:9 link made (switch up)
link open (switch down)

LSW2 0,1,4 switch/link upper position 2,3,5,6,7,8,9 switch/link lower position

#### 1.3 LKS1 Header Flus

It is recommended when altering the wiring of this header that it should be left plugged into its socket while soldering. This avoids pins becoming displaced as a result of heating.


The header determines the address and type of the on-board memory contained in sockets 35 to 42 and 48. The functions of the connections on the pins are as follows:



- 1. Pin 1, MROM determines the address of the monitor ROM , IC34. It will normally be connected therefore to pin 16 of the header.
- 2. Pin 2: determines the address of the video and work area chies on the Nascom board: IC's 50 and 48 respectively. It will normally therefore be connected to Pin 15 on the header.


- 3. Pin 8 determines the address to be used for IC43, the BASIC ROM. It is therefore normally connected to Pin 9.
- 4. Pins 3 and 5 are used in conjunction with either pin 4 or pin 6 to allow read/write memory, RAM, to be used in the positions IC35 42.
- 5. Pin 4 determines the address of one of the 4K memory blocks A or B located in IC35 42. Pin 5 fulfills a similar function for the second block of memory. If the two 4 K blocks of memory have been specified as a contisuous block of 8K then both pins 4 and 6 are connected to the two appropriate address pins. The losic of the circuitry is such that block A, in IC35 IC38, will have the even block address (C000 or E000) and block B, IC39 IC42, will have the odd block address (R000 or R000).
- 6. Pin 7, XROM is used to enable one of the memory blocks for reading only: and is therefore used when 2708 EPROM's are located in the A block (IC35 38) or the B block (IC39 42).

The normal configuration of the header for a system with monitor and BASIC, but with no on-board memory in IC35 - IC42 would therefore be:




LSW1/7,8 down (no connection)

If the sockets IC35 - IC42 are being used for 8K of 2709 EFROM located at C000 to DFFF (such as NAS-DIS and ZEAP) then the A block will have the C000 starting address and the header will be as follows.



LSW1/7,8 down (no connection)

If 4K of 4118 RAM is required at location 1000, with 4K of 2708 EPROM at 0000 (ZEAP, for example) then the header would be as follows:



LSW1/7,8 up (linked)

### 1.4 Memory type linkblocks LKB 1-9

An additional set of 4 connections must be made for each of IC's 35  $\pm$  42 and IC48. This is necessary in order to use either 2709 EPROM's or 4118 RAM's in these locations. These connections are

made at the linkblocks 1-9. If terminal blocks are fitted it will be found most convenient to wire-wrap these connections, although soldered connect- ions are suite satisfactory.

The centre row of pins contains a common line which is either connected to the row nearer the centre; for 4118 RAM chips, or to the row nearer the edge of the board for 2708 EPROM chips; as shown below.

4	3	2	Φ	RAM	4	3	2	1
(8)	7	6	5	RAM COMMON EPROM	(8)	7	6	<b>(5)</b>
12	11)	10	9	EPROM	12	11	10	9

4118 RAM

2708 EPROM

The actual functions performed by the individual connections are as follows:

LINKBLOC	k pin socket pin	RAM	EPROM	4118	2708
5	21	WRB	-5٧	WE	V66[-5V]
6	20	RDB	Ċ	Œ	CS/WE
7	19	+5V	+12V ·	L	Vdd [+ 12V]
6	18	l cs	•v	20	PROGRAM

By selecting combinations of connections it is possible to use certain other type of memory components.

The linkblock LKB9 must be linked in the same way, but in this case the chir used is normally a 4118 for video RAM, and the block should be wired accordingly.

# 1.5 Memory addressing

The Nascom 2 has been designed to allow complete flexibility in the use of different forms of memory - RAM, EPFOM and ROM. However in the normal non-disc system the following allocation of memory on the main board is used:

0000 - 07FF NAS-SYS monitor Program

0800 - 0BFF Video display memory

0000 - 0FFF Workspace, used by various standard programs

E000 - FFFF BASIC ROM

The remaining memory in locations 1000 to DFFF (52 K bytes) is available to the user. However, to avoid rotential clashes in utility programs which may be developed in the future it is suggested that the following areas should be reserved for the purposes indicated.

1000 - SFFF	General RAM space for user programs
90 <b>00</b> - 9FFF	Programmable graphics RAM or general RAM space
98 <b>00</b> - AFFF	Colour sharbics RAM or seneral RAM space
8000 - 97FF	Extensions to the operating system and/or NASPEN
88 <b>00 - SFFF</b>	NASPEN or other word processing
C000 - CFFF	NASDIS or other disassembler/debug programs or colour graphics control software
1000 - DFFF	ZEAP or other assembler type software

It should be emphasised that these are only recommendations, and it cannot be guaranteed that some alterations to these assignments may not be required as a result of future developments.

## 1.6 Video memory addressins

The video screen display is stored in memory locations 0900 to OBFF, and this may be accessed directly from programs to output or input data. This memory is organised as shown below:

Marsin	Start display line	end of line	Margin
0BC0(30 <b>08</b> )	ØECA(3018)	0PF9(3065)	9BFF(3 <b>0</b> 71)
0800(2048)	090A(2058)	0939(2105)	093F(2111)
0849(2112)	Ø84A( 2122 )	0979(2149)	087F(2175)
0880(2176)	Ø88A(2186)	0989(2233)	09BF(22 <b>39</b> )
08C0(224 <b>0</b> )	08CA( 2250 )	@8F X 22 <b>97</b> )	08FF(23 <b>03</b> )
0900(2304)	090A(2314)	0939(2361)	093F(2367)
0940(2368)	Ø97F(2378)	0979(2425)	092F( 2431 )
0980(2432)	098A(2442)	0939(2489)	09BF(2495)
09C0(2496)	09CA(2506)	@9F9(2553)	Ø9FF(2559)
ØAØØ(256Ø)	@A@A(257@)	0A39(2617)	@A3F(2623)
ØA4Ø( 2624 )	ØA4A(2634)	ØAZ9(2691)	ØAZF( 2387 )
ØA8Ø(2698)	@A8A(2698)	@AB9(2745)	ØABF(2751)
0AC0(2752)	ØACA(2762)	0AF9(29 <b>0</b> 9)	ØAFF(2915)
Ø800(2816)	0B0A(2826)	0839(2873)	@B3F(2879)
0B40(2880)	0B4A(2890)	0B79(2937)	097F(2943)
098 <b>0</b> (2944)	@B89( 2954 )	@PB9(30 <b>01</b> )	@BBF(30 <b>07)</b>

#### NOTE:-

The marsin area is not displayed, and as the monitor affects these locations they should not be used.

The top row of the display is protected from scrolling, so that titles can be maintained on the screen. It can, however, be cleared using a 'clear screen' (CS, shift/backspace) or by a reset of the computer.

# 1.7 Input/output port addressing

P7

PIO mort B control

The subject of input and output is described in more detail in the input/output section of this manual (section 6). The allocation of input and output addresses used on the Nascom 2 board itself is as follows:

PORT	Output Bit	Input bit
P <b>0</b>	5 Unused 4 Tare drive led 3 Single ster	6 Keyboard S6 5 Keyboard S3 4 Keyboard S5 3 Keyboard S4 2 Keyboard S8 1 Keyboard S2
P1	<pre>0 - 7 Data to UART (Serial port)</pre>	0 - 7 Data from UART (Serial Port)
F2	0 - 7 Not assigned	7 Data received from UART 6 UART TBR emety 5 Not assigned 4 Not assigned 3 F error on UART 2 P error on UART 1 O error on UART 0 Not assigned
P3	Not assished	Not assigned
P4	PIO port A data input	and outeut
£5	PIO port B data input	and output
P6	PIO port A control	

The PIO, IC19, although physically one component, contains two almost identical input output ports, which are referred to as port A and port B of that PIO. These are assigned separate absolute addresses for access by the computer as shown above.

The remaining ports P8 to FFF can be used on expansion boards. If they are not present the link/switch LSW2/8 should be set for INTERNAL operation. If these ports are used then it must be set to external.

#### 1.8 Power supply requirements and connections

Thepo	ver i	250mA max TP 16 250mA max TP 14	
+54	•	2A (max, typically i.5A)	TP 17
+12 <b>v</b>	•	250mA max	TP 16
-5♥	•	250mA max	TP 14
-12v	•	25mA (for RS232 interface only)	TP 15
OV			TP 13


#### Notes

- 1) These figures are for the N2 main board only and do not allow for any expansion.
- 2) If the wires connecting the power supply unit (PSO) to the CPU board exceed 18° (45cm) in lengt: additional electrolytic decoupling capacitors should be fitted to all power supply rails on the CPU board.
- 3) Use very thick wires for OV and +SV to avoid significant voltage drop between PSU and CPU board
- 4) All power supply rails on the CPU board must be correct to 5%.
- 5) NASCOM produce two power supplies, the 3 amp and the 8 amp. The current ratings of these units are:

	n samb	0 4
+12V	1 <b>A</b>	2A
+5V	3A	88
-5 <b>V</b>	0.5A	18
-12V	0.5A	1A

The 3 amp supply in capable of driving a NASCOM 2 together with at least 2 RAM boards, whilst the 8 amp unit has power in hand for further expansion and peripherals - disc drives etc. All supply rails have short circuit, Thermal and overload protection. Voltage crossover protection diodes are incorporated in both NASCOM PSU's.

If a power supply which does not have voltage crossover protection in use, diodes should be connected as shown below. (A suitable type is the IN4001)



#### 1.9 Tuning the TV

The output from the modulator should be connected to the aerial socket of the TV. The power should then be turned on and the TV tuned through the UHF band until the computer output becomes visible. Ther should be several points at which it is possible to obtain a picture.

#### 1.10 Cassette interface adjustment

The cassette interface is switchable to speeds of either 300 baud or 1200 baud. For speed of operation the 1200 baud rate is recommended - the main reasons for the 300 rate are for replay of tapes recorded at this rate and for operation with serial printers operating at 30 characters per second. It is also possible to use the cassette unit at 2400 baud by connecting TP4 to TP20 (transmit) and by connecting TP21 to TP5 (receive). Link/switches LSW2/2 and 3 should be in the upper position when using this 2400 baud option for transmitting and links/switches LSW2/5 and 6 should be up for receiving at 2400 baud.

Connections between the cassette unit and computer should be made using screened cable. Two different output levels have been provided from the computer to the recorder - high, which provides 500 mV and low which provides 500 mV. On most recorders it is preferable to use the microphone input and headphone/monitor/external speaker connection. It is also noted that some recorders produce better results when the high output from the computer is connected to the microphone input, even though this might not appear to be what one would expect.

The connections required are as follows:

Cassette output to Nascom - link to TP9 or PL2 pin 16.

Nascom output to cassette unit -

Connect to TP7 or PL2 min 14 for low output. Connect to TP6 or PL2 min 13 for high output.

The common (earth) connections should be linked to TPS or PL2 sin15 or PL2 sin 11 using the screen of the interconnecting cable.

To obtain optimum results from the tare recorder interface it is necessary to addust the potentiometer VR1. This can be done in two ways, depending on the availability of a multimeter.

#### 1. Without a meter

Set VR1 to mid range. This can be done by turning the adjusting screw 15 turns anti-clockwise, followed by 5 turns clockwise (since it is a 10 turn rotentiometer).

Corv a single character into a block of memory using the  $\,M\,$  and  $\,C\,$  commands of NAS-SYS.

Enter X mode.

Dump data onto cassette for about 5 minutes at 300 baud, using the T command from NAS-SYS.

Rewind the cassette. Set volume and tone controls to mid range.

Replay the data into memory using the L or V commands.

The incoming data will be written across the bottom line of the screen; and if it has not been corrupted it will then disappear. Any errors will cause the lines concerned to be scrolled up the screen.

The cassette replay volume should now be adjusted to find the levels between which it can be set without data corruption. If there are problems then the setting of VRI should be altered by one turn and the procedure repeated.

Finally the whole procedure should be carried out at 1200 baud to confirm correct operation at that speed.


# 2. Use of a multimeter

Adjustment of the cassette interface can be carried out more easily if a multimeter is available using the following procedure:

Temporarily connect TP6 to TP9.

Type R (ENTER) from NAS-SYS

Adjust VR1 so that the voltage reading on the meter is the same between TP19 and 0 volts as between TP19 and +5 volts. This has the effect of achieving an equal mark/space ratio on the signal.



# 1.12 External Socket Assignments

The four main interconnection sockets are assigned as follows:-

PL1 refer to NASBUS functional specification


PL2	( <u>SERIAL</u> )	1	DRIVE	9	20mA LOOP IN
		2	+SV	10	+12V
		3	RS232 IN	11	GND
		4	EXT TX CLOCK	12	20mA LOOP OUT
		5	EXT RX CLOCK	13	CASS. OUT HI
		6	RS232 OUT	14	CASS. OUT LO
		7	-12V	15	GND
		8	spare	16	CASS IN
PL3	( <u>KEYBOARD</u> )	1	D <b>g</b>	9	D4
		2	+5V	10	RESET SWITCH
		3	D1	11	D5
		4	NMLSW	12	IC24/2(Q#)
		5	D2	13	D6
		6	IC24/15 (Q5)	14	IC24/5 (Q1)
		7	D3 .	15	D7
		8	IC24/7 (Q2)	16	GND
PL4		1	B5	14	NC
		2	B4	15	A1
		3	В6	16	GND
		4	В3	17	A2
		5	B7	18	GND
		6	B2	19	A3
		7	ARDY	20	+5V
			B1	21	A4
		9	BSTB	22	+5V
			вø	23	A5
	1	.1	ASTB	24	A7
			BRDY	25	A6
	1	3	A Ø	26	NC


# —— IMPORTANT———


PL2 CARRIES ±12V RAILS; THE KEYBOARD MAY BE SERIOUSLY DAMAGED IF IT IS CONNECTED TO PL2.

# 1.13 Test Points

POINT	PARAMETER	CCT. DIAGRAM SHEET
TP1	300Hz from IC31/3	
	• •	2
TP2	1760 Hz from IC21/1 (see note (1))	2
TP3	Keyboard port Ø bit 7	2
TP4	Ext TX clock input	2
TP5	Ext Rx clock input	2
TP6	Cassette 500mV (HI) output	2
TP7	Cassette 50 mV (LO) output	2
TP8	Ov for cassette 1/0	2
TP9	Cassette Input	2
TP10	Cassette Drive (see note (2))	2
TP11	Ov for video	4
TP12	viđeo output signal	4
TP13	Ov	
TP14	-5v	
TP15	-12V PSU inputs	
TP16	+12V	
TP17	+5V	
TP18	BUSRQ (Bus Request) NASBUS line 18	1
•	<u>+ 5-</u> 12	•







TP19	Cassette Schmitt output (Input signal after squaring)	2
TP20	38.4KHz (IC22/1)	2
TP21	38.4KHz from PLL (IC23/IC306)	2
TP22	VBLANK Vertical blanking signal from IC59/2	4
TP23	BLANKING Combined blanking signal from IC8/3	4
TP24	BAO / TEST from NASBUS line 16	1

1.14 Component List, Circuit Reference Order

	·										
IC	TYPE	LAYOUT REF	INSERTED CHECK.	IC	TYPE	LAYOUT REF.	INSERTED CHECK.	R	TYPE	LAYOUT REF.	INSERTED CHECK
1	MK 3880 -4	S9	( )	56	74504	T10	( )	34	470R	C2	
2	74LS257	W6	( )	57	74LS123	B12	( )	35	2K7	C2 C2	$(\mathscr{S})$
3	81LS97	Tll	( )	58	74LS123	ClO	( )	36	2K7	E2	(1/)
4	81LS97	W8	( )	59	N2V/2	012	( )	37	10K	E2	(4)
5	'DP8304	W12	( )	60	74LS00	KlO	( )	38	lok	E2	(√) (√)
6	74LSQ4	υ5	( )	61	74LS11	B14	( )	39	470R	υ2	
7	81LS97	т7	( )	62	74LS157	R12	( )	40	lok	E2	1.2
8	74LSO8	R4	( )	63	74LS157	P9	( )	41	1MO	E1	(V) . (V)
9	N2DB	W5	( )	64	74LS157	T12	( )	42	150R	C4	
10	74LS32	P5	( )	65	74LS165	J1.2	( )	43	4K7	C3	(√) (√)
11	74LS14	М5	( )	66	NAS - A/N	Ml4	( )	44	10K	02	(V)
12	74LS221	C7	( )	67	74LS273	Q14	( )	45	1KO	02	(√) (√)
13	74LS74	£1.2	( )	68	74LS193	L12	( )	46	1KO	R2	
14	74LS74	P2	( )	69	74LS32	R7	( )	47	110	R2	( √)
15	74LS74	₽4	( )	70	DP8304	W13	( )	48	1KO	1	( \( \sigma \)
16	74LS74	R5	( )	71	74LS13	м8	( )	49	1KO	E2	(V)
17	74LS74	W4	( )					50	1KO	D2	(√)
18	7406	U4	( )	_				51	1KO	G2	(V)
19	MK 3881 -4	E9	( )	RES	ISTORS			52	·	F2	(√)
20	6402	19	( )			<del></del>		52 53	470R 1KO	R3	(V)
21	4526B	J5	( )	R	TYPE	LAYOUT	INSERTED	54		F2	(V)
22	4526B	м7	( )	$\vdash$		REF.	CHECK	55	1KO	Mlo	$(\mathcal{G})$
23	MC 14046B	M4	( )	1	2K2	R3	(✓)	56	110	M10	( <b>v</b> )
24	74LS378	F5	( )	2	10K	U2	(√)	57	10K	U2	(√)
25	81LS97	D5	( )	3	10K	V2	(√)	58	lok	V2	(√)
26	N2IO/1	₽7	( )	4	10K	T2	(√)	59			
27	4070 в	н5	( )	5	lok	Т2	(√)	60			
28	4011 B	F7	( )	6	2K2	V2	( <del>\</del> \forall \)	•	1677		. /.
29	4013 B	J4	( )	7	2K2	U2	$(\checkmark)$	61	15K	C12	$\mathcal{C}_{\mathcal{C}}$
30	4520 B	н7	( )	8	2K2	Т2	$\langle \mathbf{V} \rangle$	62	10K	C12	(∀)
31	4024 B	<b>J</b> 7	( )	9	2K2	U2	(√).	63 64	10K	H14	( <b>/</b> )
32	4049 UB	H4	( )	10	lok	ס7	(~)	1	820R	H13	(?)
33	4027 B	F4	( )	11	10K	R2	(~)	65 66	820R	H13	$(\checkmark)$
34	NAS-SYS 1	м18	( )	12	470R	R3		67	2K2	B18	(Z)
35	MK 4118**	U18	( )	13	lok	М2	( <b>~</b> )			B19	( )
36	MK 4118**	Q18	( )	14	150R	Т2	(1/)	68 60	4K7*	B15 ≒%,	(√) \
37	MK 4118**	P18	( )	15	10K	₹2	$(\checkmark)$	69	4K7*	B15 %	(v/) ×
38	MK 4118**	S18	( )	16	lok	. V2	$(\checkmark)$	70	6K8*	B17 3567	(√)>
39	MK 4118**	L18	( )	. 17 、	470R	Llo	(V)	71.	220R	B18	(√)
40	MK 4118**	J18	( )	18	10к	т2	(√)	72	68R	B18	
41	MK 4118**	118	( )	19	47K	К2	(√)	73 74	560R	B16	(V)
42	MK 4118**	G18	( )	20	47K	В2	$\langle \checkmark \rangle$	74 75	10K	D12	( <b>J</b> .)
43	MK 36271	V18	( )	21	4X7	B2	$(\mathscr{I})$	75 76	10K	D12	$\Omega$
44	74LS10	GlO	( )	22	560R	C2	(1)	76	68R*	B18 ನಿರ್ವಾಕ್ನಿ	(√)
45	DP8304	W15	( )	23	390K	Н2	(V)	77 70	2K7	Pll	(√)
46	74LS155	N16	( )	24	22K	н2	· (<)	78 70		<b>[</b>	
47	N2MD/3	Wlo	( )	25	100к	н2	( <b>~</b> )	79	: •		
48	MK 4118	F18	( )	26	1MO	н3	(V)	80	<del>-</del>		. /
49	74LS193	G12	( )	27	100К	н3	( <b>\sqrt</b> )	81	lok	B7	(√)
50	MK 4118	Tl4	( )	28	47K	L2	(√)	82	1K2	P11	(√)
51	74LS163	R11	( )	29	47K	L2	(√)	83	220R	L10	$(\mathcal{C})$
52	74LS163	D14	( )	30	100K	M2	(J)	84	22 R	MIO	$\langle \cdot \rangle$
53	74LS161	ElO	( )	31	47K.	L2	(V)	85	33R	Llo	(√)
54	NAS - GRA**	J14	( )	32	390K	L2	(V)	86 87	2K2 82OR	L10 4	(√) >
55	74LS13	F14	( )	33	1KO	C2	(4)	* in	dicates t	he possibil	lity of a
						<b>i</b>		đi	fferent o	component se	e page 21.
-								2.2	TIONAL.		

\*\* OPTIONAL.
\*\*\* See construction notes

CAPACITORS

ZENER DIODES											
С	TYPE	LAYOUT REF.	INSERTED CHECK	DС	TYPE	LAYOUT REF.	INSERTED CHECK	ZD		AYOUT	INSERTED CHECK
1	lnF	C7	( )	23	10nF	K7	( )	1	BZY88C6V2	B15	(√)
2	68uF	S2	( )	24	-	17	( )	-	<u> </u>		<u> </u>
3	68uF	M2	( )	25	"	G7	( )	LIG	HT EMITTING D	OIODES ()	LED)
4	2.2uF	X18	( )	26		E7	( )	1	TIL 209	S4	17.
5,1 6	33pF	P14	( )	27	"	Y8	( )	2	112 203	D4	( )
7			]	28	_	Y10	( )	<b> </b>		104	( )
8	10nF	В3	( )	29	-	V10	( )				
9	10nF	F2	( )	30 31	[	N8	( )	VAR	IABLE RESISTO	R (VR)	<u> </u>
10	100pF	G2	(2)	32		X11 V11	( )	1	10K Linear	в8	( )
11	100pF	L2		33	, n	S11	( )	<b> </b> -	<u> </u>	<u> </u>	<u> </u>
12	2 · 2uF	M2	( )	34	,	Hll	( )	CRY	STAL (XT)		
13 ~	lnF	D3	( )	35	-	Flo	( )	1	16 MHz	н14	( )
14	2 • 2uF	X16	( )	36		D11	( )				` ′
1.5	100pF	G5	(~)	37	•	Y12		KOD	ULATOR (VIDEO	(100)	·
<u>ب</u> ر	•			38		U12	l ( )	100	GLATOR (VIDEO	(MD)	
	)			39	•	s12	( )	1	ASTEC UM1111E36*	D17	( )
Ì.	2 • 2 uF	X17	( )	40	•	P12	( )		OMITITE36"		
19	68uF	011	{ }	41		M12	( )	DII.	TIL SWITCHES	/T C10 +	
20	33pF	B7	( )	42	, w	K12	( )			· ' '	
21	47nF	C13	( )	43	<b>"</b>	F12	( )	1	Erg 10 way SPST	X2	( )
22~-	InF	B12	( )	44	•	D12	( )	2	Erg 10 way	12	
23 24	47nF	113	( )	45	•	N14	( )		SPDT		` '
24 25	330pF 330pF	I13 E11	( )	46	•	Y15	( )	⊢			<u></u>
26 26	100pF	Dll	( )	47		S14	( )	LIN	K BLOCKS (LKB	)	
27 —	- InF	C11	( ~)	48	. *	L13	( )	1		U16	( )
28	10uF	P15	( )	49		G14	( )	2		R16	
29	lOuF	B11	( )	50 51		E14	( )	3	Each of	P16	
30	10uF	X18	( )	52		C14	( )	4	these is made up	S16	( )
			` ´	53		B17 C17	( )	5	from 3 sets	L16	( )
		_		54	W	V16	( )	6	of 4 pin plugs	J16	( )
DECO	UPLING CAPAC	ITORS		55	-	T16	( )	7	(27 in all)	116	( )
	lOnF	X4	( )	56	-	Q16	( )	8		H16	( )
	"	₹4		57		M16	( )	9		F16	( )
	н	S4		58		K16	( )	М		<u> </u>	<u> </u>
4	"	Q4	( )	59	•	J16	( )	$5\Gamma\Omega$	SS (PL)		
5	#	Q2	( }	60	-	G16	( )	1	77 way edge	Ylo	<del></del>
6	п	04	( )	$\vdash$			<del></del>	2	16 pin plug	В3	( )
7	n n	K4	( )	TRA	NSISTORS			3		В6	( )
8	'n	14	( )	1	BC557	S3	( )	4	26 pin plug	в10	( )
9	п	G4	( )	2	BC557	F2	( )			<u> </u>	
10	, n	X6	( )	3	BC107	B4	( )	CABI	E ASSEMBLIES	(CBS)	
11	_	v5	( )	4	2N39O4	B17	( )		16 way Double		<del></del> -
12	- <del>"</del>	85	( )	5	2N39O6	011	( )	2	16 way Single		
13 14		Q5	( )	H				3	26 way Single		
15		N5		DIO		<del></del> .					
16	п	K5 15	( )	1	1N4148	N2	(7)		In some kits	there -	i taba
17		G5	( )	2	•	C2	( · )	ł	are omitted,	and wire	links
18	π	E5	( )	3	#	D2	$(\cdot)$	1	should be sub described in	stituted	l as
19	Pr	¥7	( )	4	•	C4	( )	1		-ric mailt	······
20	r.	s7	( )	5	1N4001	X19	( )	1			
21		Q7	()	6	[	X19	( ~ )	1			
22	-	¥'     N7	( )	7	_	X15	( )				
			<u> </u>	8		X16	<b>(∨)</b>				
				_				-			

1.15 Component List, Numerical Order

USED	TYPE	PINS	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK
MOS I	C's (see hand	ling in	structions)		
1 .	4011B /	14	IC 28	Quad 2-input NAND Gate	( )
1 🗸	4013B 🗸	14	IC 29	Dual D-type flip/flop	( )
1 ~	4024B 🗸	14	IC 31	7 stage binary ripple counter	( )
1 💸	4027B ✓	16	IC 33	Dual J-K flip/flop	
1	4049UB 🗸	16	IC 32	Hex inverting buffer	
1 0	4070в 🗸	14	IC 27	Quad 2-input EOR Gate	( )
1 🗸	4520B 🗸	16	IC 30	Dual 4 bit binary up counter	
2	4526B	16	IC 21,22	Programmable - N counter	
1 /	6402	40	IC 20	UART (for Serial I/O) (CMOS)	
1 🗸	MC 14046B	16	IC 23	Micropower PLL	
1 ,	MK 3880-4	40	IC 1	Z8OA CPU	
1 1	√ MK 3881-4	40	IC 19	Z80A PIO	
	MK 4118	24	IC 35-42,48, & 50	RAM (1K x 8)	( )
	Y IC's (ROMS)				
· <b>1</b>	7602-5	16	IC 47	Open Collector 32 x 8 PROM (N2MD)	$\cup$ $\bigcirc$
2	7603-5	16	IC 26,59	Tristate 32 x 8 PROM (N2IO and N2V)	( )
J. J.	7611-5	16	IC 9	Tristate 256 x 4 PROM (N2DB)	( )
J.	NAS-SYS	24	IC 34	ROM 2K x 8 NAS-SYS Monitor	( )
1	NAS-GRA *	24	IC 54	ROM 2K x 8 Std. Graphics Character Gen.	( )
W.	NAS A/N	24	IC 66	ROM 2K x 8 Std. Alpha/Num.Character Gen.	( )
X	MK 36271 *optional	24	IC 43	ROM 8K x 8 NASCOM 8K BASIC	( )
	· •	1	1		
TTL I	C's	1			
TTL I	74LS00	14	IC 60	Quad 2-input NAND Gate	( )
<del></del>	_	14 14	IC 60	Quad 2-input NAND Gate Hex Inverter	( )
1 ./	74LS00			<del>-</del>	( )
1 0	74LS00 74LS04	14	IC 6	Hex Inverter	( ) ( ) ( )
1 V 1 V 1 W	74LS00 74LS04 74S04	14 14	IC 6 IC 56	Hex Inverter Hex Inverter (High Speed)	( ) ( ) ( ) ( )
1 / 1 / 1 / 1 /	74LS00 74LS04 74S04 74%6	14 14 14	IC 6 IC 56 IC 18	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector)	( ) ( ) ( ) ( )
1 / 1 / 1 / 1 / 1 /	74LS00 74LS04 74S04 74&6 74LS08	14 14 14 14	IC 6 IC 56 IC 18 IC 8	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate	( ) ( ) ( ) ( ) ( )
1 \( \sigma \)	74LS00 74LS04 74S04 74%6 74LS08 74LS10 74LS11	14 14 14 14 14	IC 6 IC 56 IC 18 IC 8 IC 44	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate	( ) ( ) ( )
1 \( \sigma \)	74LS00 74LS04 74S04 74%6 74LS08 74LS10 74LS11	14 14 14 14 14 14	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61	Hex Inverter  Hex Inverter (High Speed)  Hex Inverter (Open Collector)  Quad 2-input AND Gate  Triple 3-input NAND Gate  Triple 3-input AND Gate	( ) ( ) ( ) ( )
1 \( \sigma \)	74LS00 74LS04 74S04 74E6 74LS08 74LS10 74LS11 74LS14 74LS20	14 14 14 14 14 14 14 14	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter	( ) ( ) ( ) ( ) ( )
1 \( \sqrt{1} \) 2 \( \sqrt{2} \)	74LS00 74LS04 74S04 74&6 74LS08 74LS10 74LS11 74LS14 74LS20	14 14 14 14 14 14 14 14	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate	( ) ( ) ( ) ( ) ( )
1 \( \sigma \) 2 \( \sigma \) 2 \( \sigma \)	74LS00 74LS04 74S04 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32	14 14 14 14 14 14 14 14 14	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate	
1 \( \sigma \) 2 \( \sigma \) 5 \( \sigma \)	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74	14 14 14 14 14 14 14 14 14	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop	
1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 2 \( \) 5 \( \) 2 \( \)	74LS00 74LS04 74S04 74E08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS123 74LS155	14 14 14 14 14 14 14 14 14 14	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable	
1 \( \sigma \) 2 \( \sigma \) 5 \( \sigma \) 2 \( \sigma \) 3 \( \text{res} \) 1 \( \sigma \)	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS123 74LS155 74LS157	14 14 14 14 14 14 14 14 14 14 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable Dual 1-of-4 Decoder	
1 \( \sigma \) 2 \( \sigma \) 5 \( \sigma \) 2 \( \sigma \) 3 \( \sigma \) 3 \( \sigma \)	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS123 74LS155 74LS157	14 14 14 14 14 14 14 14 14 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable Dual 1-of-4 Decoder Quad 2-input Multiplexer (or 74LS257)	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
1 \( \sigma \) 2 \( \sigma \) 5 \( \sigma \) 2 \( \sigma \) 3 \( \text{res} \) 1 \( \sigma \)	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS123 74LS155 74LS157	14 14 14 14 14 14 14 14 14 16 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64 IC 53	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable Dual 1-of-4 Decoder Quad 2-input Multiplexer (or 74LS257) 4 bit binary counter	
1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 2 \( \) 2 \( \) 5 \( \) 2 \( \) 1 \( \) 3 \( \) 1 \( \) 3 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \)	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS123 74LS155 74LS157 74LS161 74LS163	14 14 14 14 14 14 14 14 14 16 16 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64 IC 53 IC 51,52	Hex Inverter  Hex Inverter (High Speed)  Hex Inverter (Open Collector)  Quad 2-input AND Gate  Triple 3-input NAND Gate  Triple 3-input AND Gate  Hex Schmitt Trigger Inverter  Dual 4-input NAND Gate  Quad 2-input OR Gate  Dual D-type flip/flop  Dual Retriggerable Monostable  Dual 1-of-4 Decoder  Quad 2-input Multiplexer (or 74LS257)  4 bit binary counter  4 bit binary counter (OR 74LS161)	
1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 2 \( \) 2 \( \) 5 \( \) 2 \( \) 1 \( \) 3 \( \) 1 \( \) 3 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \)	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS123 74LS155 74LS157 74LS161 74LS163 74LS165	14 14 14 14 14 14 14 14 16 16 16 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64 IC 53 IC 51,52 IC 65	Hex Inverter  Hex Inverter (High Speed)  Hex Inverter (Open Collector)  Quad 2-input AND Gate  Triple 3-input NAND Gate  Triple 3-input AND Gate  Hex Schmitt Trigger Inverter  Dual 4-input NAND Gate  Quad 2-input OR Gate  Dual D-type flip/flop  Dual Retriggerable Monostable  Dual 1-of-4 Decoder  Quad 2-input Multiplexer (or 74LS257)  4 bit binary counter  4 bit binary counter (OR 74LS161)  8 bit PISO Shift Register	
1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 1 \( \) 2 \( \) 2 \( \) 3 \( \) 1 \( \) 3 \( \) 1 \( \) 3 \( \) 1 \( \) 2 \( \) 1 \( \) 2 \( \) 1 \( \) 2 \( \) 1 \( \) 2 \( \) 1 \( \) 2 \( \)	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS155 74LS155 74LS161 74LS163 74LS163 74LS165	14 14 14 14 14 14 14 14 14 16 16 16 16 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64 IC 53 IC 51,52 IC 65 IC 49, 68	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable Dual 1-of-4 Decoder Quad 2-input Multiplexer (or 74LS257) 4 bit binary counter 4 bit binary counter (OR 74ES161) 8 bit PISO Shift Register 4 bit up/down binary counter	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
1 / 1 / 1 / 1 / 1 / 1 / 1 / 2 / 2 / 2 /	74LS00 74LS04 74S04 74S04 74E0 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS123 74LS155 74LS157 74LS161 74LS163 74LS163 74LS165 74LS193 74LS221	14 14 14 14 14 14 14 14 14 16 16 16 16 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64 IC 53 IC 51,52 IC 65 IC 49, 68 IC 12	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable Dual 1-of-4 Decoder Quad 2-input Multiplexer (or 74LS257) 4 bit binary counter 4 bit binary counter 5 bit PISO Shift Register 6 bit up/down binary counter 7 Dual Monostable	
1 / 1 / 1 / 1 / 1 / 1 / 1 / 2 / 2 / 2 /	74LS00 74LS04 74S04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS23 74LS155 74LS155 74LS161 74LS163 74LS165 74LS193 74LS257	14 14 14 14 14 14 14 14 16 16 16 16 16 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64 IC 53 IC 51,52 IC 65 IC 49, 68 IC 12 IC 2	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable Dual 1-of-4 Decoder Quad 2-input Multiplexer (or 74LS257) 4 bit binary counter 4 bit binary counter (OR 74LS161) 8 bit PISO Shift Register 4 bit up/down binary counter Dual Monostable Quad 2-input Multiplexer	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )
1 / 1 / 1 / 1 / 1 / 1 / 1 / 2 / 2 / 2 /	74LS00 74LS04 74S04 74S08 74LS08 74LS10 74LS11 74LS14 74LS20 74LS32 74LS74 74LS155 74LS157 74LS161 74LS163 74LS165 74LS193 74LS257 74LS273	14 14 14 14 14 14 14 14 16 16 16 16 16 16 16 16 16 16 16 16 16	IC 6 IC 56 IC 18 IC 8 IC 44 IC 61 IC 11 IC 55,71 IC 10, 69 IC 13-17 IC 57,58 IC 46 IC 62-64 IC 53 IC 51,52 IC 65 IC 49, 68 IC 12 IC 2 IC 67	Hex Inverter Hex Inverter (High Speed) Hex Inverter (Open Collector) Quad 2-input AND Gate Triple 3-input NAND Gate Triple 3-input AND Gate Hex Schmitt Trigger Inverter Dual 4-input NAND Gate Quad 2-input OR Gate Dual D-type flip/flop Dual Retriggerable Monostable Dual 1-of-4 Decoder Quad 2-input Multiplexer (or 74LS257) 4 bit binary counter 4 bit binary counter 6 bit PISO Shift Register 6 bit up/down binary counter Dual Monostable Quad 2-input Multiplexer Quad 2-input Multiplexer Octal D-type flip/flop	

	NO. USED	TYPE	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK
	TRANSISTORS and DIODES				
	1 2N3904 TR.4.		TR.4.	NPN TRANSISTOR	( )
	1	2N39O6	TR.5.	PNP TRANSISTOR	
	1	NAS 1-03	TR.3.	NPN TRANSISTOR	( )
	2	NAS 1-05	TR.1,2.	PNP TRANSISTOR	( )
	4	1N4001	D5-8.	DIODE	( )
	4	1N4148	D1-4.	DIODE	( )
	1	BZY88C6V2	ZD.1.	ZENER DIODE (6.2V)	( )
	2	T1L209	LED.1,2.	RED Light Emitting Diode	( ) .
	RESIST	ORS			
	1	22R	R 84	R/R/Bk	(v)
	1	33R	R 85	0/0/Bk	(1)
	2	68R	R 72, 76	Bl/Gr/Bk	(1)
	2	150R	R 14, 42	Br/Gn/Br	(3)
	2	220R	R 71, 83	R/R/Br	(1)
	5	470R	R 12, 17,34,39, & 52	Y/V/Br	
$C^{\gamma}$	2	560R	R 22, 73	Gn/B1/Br	(1)
$\smile$	3	820R	R 64, 65, 87	Gy/R/Br	(_)
	11	1KO	R 33, 45-51, 53-55	Br/Bk/R	
	1	1K2	R 82	Br/R/R	(V)
	7	2K2	R 1, 6-9,66,86	R/R/R	(1)
	3	2K7	R 35, 36, 77	R/V/R	(4)
	4	4K7	R 21, 43, 68, 69	Y/V/R	( )
	1	6K8	R 70	B1/Gy/R	(V)
	21	10к	R 2-5,10,11,13, 15,16,18,37,38, 40,44,56,57,62, 63,74,75,81	Br/Bk/O	
	1	15K	R 61	Br/Gn/O	(2)
	1	22K	R 24	R/R/O	(4)
	5	47K	R 19,20,28,29,	Y/V/O	(1)
	3	100K	31 R 25, 27,30	Br/Bk/Y	(V)
	2	390K	R 23, 32	O/W/Y	(1)
	2 +2	1MO	R 26, 41	Br/Bk/Gn	(V)
$\circ$		BLE RESISTOR	1		
	1	10К	VR.1.	Linear Potentiometer type 43p.	( )
	CAPAC	_			
	2	33pF	C 5,20	Ceramic	( )
	4 ∨	100pF 100	e 10,11,15,26	Ceramic	( )
	2	330pF	C-24,25		( )
	4 🗸	InF ::2	C 1, <del>13,22,27</del> -	Ceramic	( )
	62	lOnF	C 8,9,DC1-60	Ceramic	( )
				Ceramic DC indicates DECOUPLING CAPACITOR	( )
	2	45-5	2016 206		( )
	2	47nF 2 -2uF	C 21, 23	Ceramic	( )
	4	4.2ur	C 4,12,14,18	Tantalum Bead (15 volt)	( \( \sigma \)
	4 -	10vF	יאבי פר אניין ן	Tantalum Bead (15 volt)	( )
	3	10uF	C 38,29,36	Tantalum Dond ( 6 seelt)	1 , .
	3	68uF	C 28,29,30 C2, 3, 19	Tantalum Bead ( 6 volt)	( )
	3	68uF CKETS		Tantalum Bead ( 6 volt)	( )
	3 3 IC SO	68uF CKETS PINS		Tantalum Bead ( 6 volt)	( )
	3 3 IC SO	CKETS PINS 40		Tantalum Bead ( 6 volt)	( )
	3 3 IC SO 3 14	CKETS PINS 40 / 24 /		Tantalum Bead ( 6 volt)	
	3 3 IC 80 3 14 8	68uF  CKETS  PINS  40 / 24 / 20 /		Tantalum Bead ( 6 volt)	( )
	3 3 IC SO 3 14	CKETS PINS 40 / 24 /		Tantalum Bead ( 6 volt)	( )

KEYBOARD

KEYBUARD			
NO. USED	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK
1	KBD	Built and tested solid state keyboard with 57 keys and associated circuit on PCB.	( )
1		Switch to be added to above.	( )
1		Keytop marked 'RS' or 'Reset' for Reset function	( )
MISCELLAN	EOUS		
. 1		12" x 8" Double sided PCB with through hole plating and solder resist on both sides, yellow silk screen legend on the component side and a gold plated edge connector on the other side.	
1		16 MHz Xtal	l ( )
27	LKB.1-4	4 pin plugs for Linkblocks	
2	PL 2,3	16 pin plugs	
1	PL 4	24 pin plug	
1	LSW 1 *	DIL 10 way SPST Switch	
1	LSW 2 *	TIL 10 way SPDT Switch	
1	MD1	ASTEC UHF Modulator UM1111E36 (or type UM1231 for France	
1		16 way double ended ribbon cable assy for PL3-KBD	Í ( )
1		16 way single ended ribbon cable assy for PL2	
1		26 way single ended ribbon cable assy for PL4	
24	TP1-24	Solder pins push fit in 1 mm dia.hole (for video, cassette connections etc.)	i i
		Phono Plug	( )
1		Belling Lee Co-ax Plug (for TV)	( )
2 metres		Co-ax Cable to TV set aerial skt.	( )
10 metres		22 Gauge Solder	( )

<sup>\*</sup> These switches may be omitted from kits, in which case wire links are used in their place as detailed in the manual.

#### 1.16 Component changes for use outside UK

#### CHANGES FOR VHF 60Hz TV FIELD SYSTEMS

(USA, Japan etc.)

R68

6K8 REPLACES

4K7

MD1

UM1082A3 "

UM1111E36

# CHANGES FOR POSITIVE MODULATION (UHF) TV SYSTEMS

(France etc.)

 R67
 1K0
 ADDED

 R76
 2K0
 REPLACES
 68R

 R70
 2K4
 " 6K8

 R68, 69
 3K9
 " 4K7

MD1 UM1231

UM1111E36

# A B C D E F G H I J K L M N 123456789101121314151617181920 88887 23456789 IC24 <u>\$</u> UART PIO 10 \_\_\_C25 IC13 IC68 ALPHA C21[ 13 15 IC46 0059 85 57 16 B7 B6 MON **B5** NOT 2708 **B**8 18 19 MO1 20 A B C D E F G H I J K L M N

# 0 P Q R S T U V W X Y 2345678910 IC14 TP22 VBLANK R 77 VIDEO 16 BASIC BASIC 8 [] 17 18 19 20 A3 READ H/BOOK! <u>18</u> 19 20 0 P Q R S T U V W X

