SECTION 1 - HARDWARE MANUAL

Contents

- 1.1 Introduction
- 1.2 Links/Switches LSW1 and LSW2
- 1.3 Memory decode header LKS1
- 1.4 Memory type linkblocks LKB 1-9
- 1.5 Memory addressing
- 1.6 Video memory addressing
- 1.7 Input/output port addressing
- 1.8 Power supply requirements and connections
- 1.9 Tuning the TV
- 1.10 Cassette interface adjustment
- 1.11 External connections
- 1.12 External socket assignments
- 1.13 Test Foints
- 1.14 Component list, circuit reference order
- 1.15 Commonent list, numerical order
- 1.16 Commonent changes for use outside UK
- 1.17 Commonent and board layout

1.1 Introduction

The Nascom 2 is an exceptionally flexible computer system, and can be set up to operate in a number of different ways. However in order to ensure correct operation it is important that the correct switch and wire link options are present to suit the user's application. Those who have bought their board ready-assembled should have had these options set by the supplier, and therefore need not dwell on this section initially. Those who have bought a kit, or who are planning changes to the hardware configuration of their system will find in this section details of how to select the mode of operation which they require.

The flexibility of the system means that there are a number of choices to be made. We recommend that you should read through the instructions which follow twice before proceeding with the configuration process, and that you should proceed through the steps methodically.


Please note particularly the following warnings:

- 1. Any error in matching the wiring of linkblocks 1-9 with the type of integrated circuit inserted in the associated socket will cause malfunction, and may cause damage.
- 2. ANY incorrect external connection may cause both 'internal and external damage.

The keyboard must be connected ONLY to PL3; and UNDER NO CIRCUM-STANCES to PL2; which carries voltages capable of destroying the keyboard.

1.2 Links/switches LSW1 and LSW2

Two areas on the extreme edde of the Nascom board contain links or switches which are used to select various run options for the computer. Either wire links or switches may be provided. The locations of these links or switches are shown below:



Note that where the user intends to change any of these links frequently it will be more convenient to take wires from the appropriate link mads to a front-manel switch (es if baud rate for mrinters is to be changed frequently).

The functions of these switches can be summarised as follows:

Link/swi	tch Function	Link made /switch up	Link absent /switch down
LSW1/0	Memory wait	0n	011
LSW1/9	CPU clock select	Internal	Bus
LSW1/8	4K/8K Memory decode		4K
LSW1/7		8 K	4K
LSW1/6	50/60Hz (625/525 ln)		60Hz/525 line
LSW1/4	Restart address A15	0	1
LSW1/3	Restart address A14	0	1
LSW1/2	Restart address A13	Q	1
LSW1/1	Restart address A12	Ö	ī
1 d m 1. A d d	hah Forskins	l date de dans d'à anti-	Land Annah at
LINK/SWI	tch Function	Link/switch	
		upper	lower
LSW2/0	CPU clock frequency	4 MHz	2 MHz
LS₩2/9	Alpha/draphics select	Auto	Aleha only
LSW2/8	Port addressing	External	Internal
LSW2/7	Serial input device	Terminal	Cassette
LSW2/6	Receive speed	Extnl clock	TTY 110 baud
LS#2/5	Receive speed	Use LSW2/6	Use LSW2/4(cassette)
LSW2/4	Cassette receive speed	1200 baud	300 baud
LSW2/3	Transmit speed	Extnl clock	TTY 110 baud
LSW2/2	Transmit speed	Use LS¥2/3	Use LSW2/1(cassette)

Link/switch functions

Transmit speed

LSW2/2

LSW2/1

1. LSW1/1 to LSW1/4 fix the restart address to which the computer will jump when power is applied or the 'reset' button is pushed. Normally the links are all made (switches up) so that restart occurs in NAS-SYS. If, for example, the links LSW1/4, LSW1/3 and LSW1/2 were not made (switches up) and link LSW1/1 were made then on power on or manual reset the computer would start up in BASIC; performing a cold start.

Cassette transmit speed 1200 baud 300 baud

Use LSW2/3 Use LSW2/1(cassette)

- 2. LSW1/5 selects the number of stop bits separting characters sent by the serial output interface. Normally only one stop bit will be required, except at 110 baud.
- LSW1/6 allows selection between TV receivers designed for 50Hz (625 line) or 60 Hz (525) lines.
- 4. LSW1/7 and LSW1/8 allow the on-board memory in sockets 35 to 42 to be treated as one continuous block of 8K or as 2 independent 4K blocks. See also notes on the header plus (section 1.3).
- 5.LSW1/9 allows for selection between the on-board processor clock (normal state) or a clock on the NASBUS.
- 6. LSW1/O allows an additional wait state to be used with certain slower memory devices. It may be necessary to turn memory wait on when running BASIC at 4MHz.

- 7. LSW2/1 to LSW2/3 allow switching of the serial input speed for a cassette or a terminal. LSW2/2 selects whether the speed is to be set by LSW2/1 or LSW2/3. If Cassette is selected then LSW2/1 determines whether 1200 or 300 baud will be used. If Cassette is NOT selected then LSW2/3 determines whether the standard 110 baud teletype rate or an external clock is to be used to control the speed of data transfer.
- 8. LSW2/4 to LSW2/6 perform similar functions for the receive data rate.
- 9. LSW2/7 selects whether the source of serial input is the cassette unit or a terminal.
- 10. LSW2/8 selects whether any external input/output ports are to be addressed. For a Nascom 2 in isolation only internal ports should be specified.
- 11. LSW2/9 selects whether the draphic characters are to be used. If the draphics denerator this is not present the alpha only mode should be used.
- 12. LSW2/0 selects between a 4MHz and 2MHz clock speed for the microprocessor. Normaly a 4MHz clock will be used.

The normal confiduration for the switches when using a 4MHz clock: 1200 band cassette tare and an 8k memory block is:


LSW1 1:2:3:47:5:6:7:8:9 link made (switch up)
link open (switch down)

LSW2 0.1.4 switch/link upper position 2.3.5.6.7.8.9 switch/link lower position

1.3 LKS1 Header Flus

It is recommended when altering the wiring of this header that it should be left plugged into its socket while soldering. This avoids pins becoming displaced as a result of heating.


The header determines the address and type of the on-board memory contained in sockets 35 to 42 and 48. The functions of the connections on the pins are as follows:



- 1. Pin 1, MROM determines the address of the monitor ROM , IC34. It will normally be connected therefore to \sin 16 of the header.
- 2. Pin 2: determines the address of the video and work area chies on the Nascom board: IC's 50 and 48 respectively. It will normally therefore be connected to Pin 15 on the header.


- 3. Pin 8 determines the address to be used for IC43, the BASIC ROM. It is therefore normally connected to Pin 9.
- 4. Pins 3 and 5 are used in conjunction with either pin 4 or pin 6 to allow read/write memory, RAM, to be used in the positions IC35 -42.
- 5. Pin 4 determines the address of one of the 4K memory blocks A or B located in IC35 42. Pin 5 fulfills a similar function for the second block of memory. If the two 4 K blocks of memory have been specified as a contisuous block of 8K then both pins 4 and 6 are connected to the two appropriate address pins. The losic of the circuitry is such that block A, in IC35 IC38, will have the even block address (C000 or E000) and block B, IC39 IC42, will have the odd block address (R000 or D000).
- 6. Pin 7. XROM is used to enable one of the memory blocks for reading only: and is therefore used when $2708~{\rm EPROM/s}$ are located in the A block (IC35 38) or the B block (IC39 42).

The normal configuration of the header for a system with monitor and BASIC, but with no on-board memory in IC35 - IC42 would therefore be:




LSW1/7,8 down (no connection)

If the sockets IC35 - IC42 are being used for 8K of 2708 EFROM located at C000 to DFFF (such as NAS-DIS and ZEAP) then the A block will have the C000 starting address and the header will be as follows.



LSW1/7,8 down (no connection)

If 4K of 4118 RAM is required at location 1900, with 4K of 2708 EPROM at 1900 (ZEAP, for example) then the header would be as follows:




LSW1/7,8 up (linked)

1.4 Memory type linkblocks LKB 1-9

An additional set of 4 connections must be made for each of IC's 35 - 42 and IC48. This is necessary in order to use either 2709 EPROM's or 4118 RAM's in these locations. These connections are

made at the linkblocks 1-9. If terminal blocks are fitted it will be found most convenient to wire-wrap these connections, although soldered connect- ions are quite satisfactory.

The centre row of pins contains a common line which is either connected to the row nearer the centre; for 4118 RAM chips, or to the row nearer the edge of the board for 2708 EPROM chips; as shown below.



4118 RAM

2708 EPROM

The actual functions performed by the individual connections are as follows:

LINKBLOCK	PIN SOCKET PIN	RAM	EPROM	4118	2708
		T .			
5	21	WRB	-5∨	WE	Vbb[-5V]
6	20	RDB	CS	Œ	CS/WE
7	19	+5V	+12V	L	Vdd [+12V]
6	18	22	•v	22	PROGRAM

By selecting combinations of connections it is possible to use certain other type of memory components.

The linkblock LKB9 must be linked in the same way, but in this case the chir used is normally a 4118 for video RAM, and the block should be wired accordingly.

1.5 Memory addressing

The Nascom 2 has been designed to allow complete flexibility in the use of different forms of memory - RAM, EPROM and ROM. However in the normal non-disc system the following allocation of memory on the main board is used:

0000 - 07FF NAS-SYS monitor program

0800 - 08FF Video display memory

0000 - OFFF Workspace, used by various standard programs

E000 - FFFF BASIC ROM

The remaining memory in locations 1000 to DFFF (52 K bytes) is available to the user. However, to avoid rotential clashes in utility programs which may be developed in the future it is suggested that the following areas should be reserved for the purposes indicated.

1000 - SFFF	General RAM space for user programs
90 00 - 9FFF	Programmable graphics RAM or general RAM space
98 00 - AFFF	Colour draphics RAM or demenal RAM space
8 000 - 87FF	Extensions to the operating system and/or NASPEN
88 00 - 8FFF	NASPEN or other word processing
C000 - CFFF	NASDIS or other disassembler/debug programs or colour graphics control software
1000 - DFFF	ZEAP or other assembler type software

It should be emphasised that these are only recommendations, and it cannot be guaranteed that some alterations to these assignments may not be required as a result of future developments.

1.6 Video memory addressins

The video screen display is stored in memory locations 0900 to OBFF, and this may be accessed directly from programs to output or input data. This memory is organised as shown below:

Marsin	Start display line	end of line	Margin
0BC0(3 008)	ØBCA(3018)	0BF9(3065)	0BFF(3 0 71)
0800(2048)	090A(2058)	0839(2105)	993F(2111)
0840(2112)	Ø84A(2122)	0979(2149)	087F(2175)
0880(2176)	Ø88A(2186)	0989(2233)	09BF(2 239)
08C0(2240)	08CA(2250)	08F X 2297)	08FF(23 03)
0900(2304)	Ø90A(2314)	0939(2361)	093F(2367)
0940(2368)	Ø97F(2378)	0979(2425)	097F(2431)
0980(2432)	098A(2442)	0989(2489)	09BF(2495)
09C0(2496)	09CA(2506)	@9F9(2553)	09FF(2559)
0A00(2560)	ØAØA(2570)	0A39(2617)	@A3F(2623)
ØA4Ø(2624)	ØA4A(2634)	ØAZ9(2681)	ØAZF(2387)
0A80(2698)	@A8A(2698)	@AB9(2745)	ØABF(2751)
0AC0(2752)	ØACA(2762)	0AF9(29 0 9)	ØAFF(2915)
ØBØØ(2816)	@B@A(2826)	0839(2873)	083F(2879)
0840(288 0)	0B4A(2890)	0879(2937)	OB7F(2943)
0B80(2944)	@B89(2954)	@PB9(30 01)	@BBF(30 07)

NOTE:-

The marsin area is not displayed, and as the monitor affects these locations they should not be used.

The top row of the display is protected from scrolling, so that titles can be maintained on the screen. It can, however, be cleared using a 'clear screen' (CS, shift/backspace) or by a reset of the computer.

1.7 Input/output port addressing

The subject of input and output is described in more detail in the input/output section of this manual (section 6). The allocation of input and output addresses used on the Nascom 2 board itself is as follows:

PORT	Output Bit	Input bit			
P 0	5 Unused 4 Tare drive led 3 Single ster	6 Keyboard S6 5 Keyboard S3 4 Keyboard S5 3 Keyboard S4 2 Keyboard S8 1 Keyboard S2			
P1	<pre>Ø - 7 Data to UART (Serial port)</pre>				
P2	0 - 7 Not assigned	7 Data received from UART 6 UART TBR empty 5 Not assigned 4 Not assigned 3 F error on UART 2 P error on UART 1 0 error on UART Not assigned			
P3	Not assigned	Not assigned			
P4	PIO Port A data input	and outeut			
P5	PIO port B data input	and output			
P6	PIO port A control				
₽7	PIO port B control				

The PIO, IC19, although physically one component, contains two almost identical input output ports, which are referred to as port A and port B of that PIO. These are assigned separate absolute addresses for access by the computer as shown above.

The remaining ports P8 to PFF can be used on expansion boards. If they are not present the link/switch LSW2/8 should be set for INTERNAL operation. If these ports are used then it must be set to external.

1.8 Power	r succiv	requiremen	nts and	connections
			107 0010	

The power supply requirements are :

+54	•	2A (max, typically i.5A)	TP 17
+12 v	•	250mA max	TP 16
-5♥	•	250mA max	TP 14
-12v	•	25mA (for RS232 interface only)	TP 15
OV			TP 13

Notes

- 1) These figures are for the N2 main board only and do not allow for any expansion.
- 2) If the wires connecting the power supply unit (PSO) to the CPU board exceed 18° (45cm) in lengt: additional electrolytic decoupling capacitors should be fitted to all power supply rails on the CPU board.


CONNECT TO

- 3) Use very thick wires for OV and +SV to avoid significant voltage drop between PSU and CPU board
- 4) All power supply rails on the CPU board must be correct to 5%.
- 5) NASCOM produce two power supplies, the 3 amp and the 8 amp. The current ratings of these units are:

	3 атр	8 வாழ
+12V	1.8	2A
+5V	3A	8A
-5 V	0.5A	1.8
-12V	0.5A	1A

The 3 amp supply in capable of driving a NASCOM 2 together with at least 2 RAM boards, whilst the 8 amp unit has power in hand for further expansion and peripherals - disc drives etc. All supply rails have short circuit, Thermal and overload protection. Voltage crossover protection diodes are incorporated in both NASCOM PSU's.

If a power supply which does not have voltage crossover protection in use, diodes should be connected as shown below. (A suitable type is the IN4001)



1.9 Tuning the TV

The output from the modulator should be connected to the aerial socket of the TV. The power should then be turned on and the TV tuned through the UHF band until the computer output becomes visible. Ther should be several points at which it is possible to obtain a picture.

1.10 Cassette interface adjustment

The cassette interface is switchable to speeds of either 300 baud or 1200 baud. For speed of operation the 1200 baud rate is recommended - the main reasons for the 300 rate are for replay of tapes recorded at this rate and for operation with serial printers operating at 30 characters per second. It is also possible to use the cassette unit at 2400 baud by connecting TP4 to TP20 (transmit) and by connecting TP21 to TP5 (receive). Link/switches LSW2/2 and 3 should be in the upper position when using this 2400 baud option for transmitting and links/switches LSW2/5 and 6 should be up for receiving at 2400 baud.

Connections between the cassette unit and computer should be made using screened cable. Two different output levels have been provided from the computer to the recorder - high, which provides 500 mV and low which provides 500 mV. On most recorders it is preferable to use the microphone input and headphone/monitor/external speaker connection. It is also noted that some recorders produce better results when the high output from the computer is connected to the microphone input, even though this might not appear to be what one would expect.

The connections required are as follows:

Cassette output to Nascom - link to TP9 or PL2 Pin 16.

Nascom output to cassette unit Connect to TP7 or FL2 pin 14 for low output.
Connect to TP6 or PL2 pin 13 for high output.

The common (earth) connections should be linked to TPS or PL2 sin15 or PL2 sin 11 using the screen of the interconnecting cable.

To obtain optimum results from the tape recorder interface it is necessary to addust the potentiometer VR1. This can be done in two ways, depending on the availability of a multimeter.

1. Without a meter

Set VR1 to mid range. This can be done by turning the adjusting screw 15 turns anti-clockwise, followed by 5 turns clockwise (since it is a 10 turn rotentiometer).

Comparing the character into a block of memory using the M and C commands of NAS-SYS.

Enter X mode.

Dump data onto cassette for about 5 minutes at 300 band, using the T command from NAS-SYS.

Rewind the cassette. Set volume and tone controls to mid range.

Replay the data into memory using the L or V commands.

The incoming data will be written across the bottom line of the screen; and if it has not been corrupted it will then disappear. Any errors will cause the lines concerned to be scrolled up the screen.

The cassette replay volume should now be adjusted to find the levels between which it can be set without data corruption. If there are problems then the setting of VR1 should be altered by one turn and the procedure repeated.

Finally the whole procedure should be carried out at 1200 haud to confirm correct operation at that speed.


2. Use of a multimeter

Adjustment of the cassette interface can be carried out more easily if a multimeter is available using the following procedure:

Temporarily connect TP6 to TP9.

Type R (ENTER) from NAS-SYS

Adjust VR1 so that the voltage reading on the meter is the same between TP19 and 0 volts as between TP19 and +5 volts. This has the effect of achieving an equal mark/space ratio on the signal.



1.12 External Socket Assignments

The four main interconnection sockets are assigned as follows:-

PLl

refer to NASBUS functional specification

```
PL2 (SERIAL)
               1 DRIVE
                                 9 20mA LOOP IN
               2 +5V
                                10 +12V
               3 RS232 IN
                               11 GND
               4 EXT TX CLOCK 12 20mA LOOP OUT
               5 EXT RX CLOCK 13 CASS. OUT HI
               6 RS232 OUT
                                14 CASS. OUT LO
               7 -12V
                                15 GND
               8 spare
                                16 CASS IN
PL3 (KEYBOARD) 1 DØ
                                 9 D4
               2 +5V
                                10 RESET SWITCH
               3 D1
                                11 D5
               4 NMLSW
                               12 IC24/2(QF)
               5 D2
                                13 D6
               6 IC24/15 (Q5) 14 IC24/5 (Q1)
               7 D3 ...
                                15 D7
               8 IC24/7 (Q2)
                                16 GND
PL4
               1 B5
                                14 NC
               2 B4
                                15 A1
               3 B6
                                16 GND
               4 B3
                                17 A2
               5 B7
                                18 GND
               6 B2
                                19 A3
               7 ARDY
                                20 +5V
               8 B1
                                21 A4
               9 BSTB
                                22 +5V
              10 BØ
                                23 A5
              11 ASTB
                                24 A7
              12 BRDY
                                25 A6
              13 AØ
                                 26 NC
```

IMPORTANT-

PL2 CARRIES ±12V RAILS; THE KEYBOARD MAY BE SERIOUSLY DAMAGED IF IT IS CONNECTED TO PL2.

1.13 Test Points

TP21

TP22 TP23

TP24

POINT	PARAMETER	CT. DIAGRAM SHEET
TP1	2004- 5 7022 (2	
	300Hz from IC31/3	2
TP2	1760 Hz from IC21/1 (see note (1))	2
TP3	Keyboard port Ø bit 7	2
TP4	Ext TX clock input	2
TP5	Ext Rx clock input	2
TP6	Cassette 500mV (HI) output	2
TP7	Cassette 50 mV (LO) output	2
TP8	Ov for cassette 1/0	2
TP9	Cassette Input	2
TP10	Cassette Drive (see note (2))	2
TP11	Ov for video	4
TP12	video output signal	4
TP13	Ov	
TP14	-5V	
TP15	-12V PSU inputs	
TP16	+12V	
T P17	+5V	
TP18	BUSRQ (Bus Request) NASBUS line 18	1
	÷ 5-12	
(1)	Actual Frequency 1748Hz	
(2)	May be used to drive a relay: 40mA max.	➤ TP10
	40mA max.	
TP19	Cassette Schmitt output (Input signal a squaring)	fter 2
TP20	38.4KHz (JC22/1)	2
		4

38.4KHz from PLL (IC23/IC306)

 $\overline{\text{BAO}}$ / $\overline{\text{TEST}}$ from NASBUS line 16

 $\overline{\text{VBLANK}}$ Vertical blanking signal from IC59/2 4

BLANKING Combined blanking signal from IC8/3

IC	TYPE	LAYOUT REF.	INSERTED CHECK.	IC	TYPE	LAYOUT REF.	INSERTED CHECK.	R	TYPE	LAYOUT REF.	INSERTED CHECK
1	MK 3880 -4	S9	()	56	74504	IlO	()	34	470R		
2	74LS257	W6	()	57	74LS123	B12	()	35	2K7	C2	
3	81LS97	Tll	()	58	74LS123	Clo	()	36	2K7 2K7	C2	(🗸)
4	81LS97	W8	()	59	N2V/2	012	()	37	10K	E2	(4)
5	'DP8304	W12	()	60	74LS00	кlo	()	38	10K	E2	(V)
6	74LSQ4	υ5	()	61	74LS11	B14	()	39	470R	Ε2 U2	(V)
7	81LS97	т7	()	62	74LS157	R12	()	40	lok	E2	
8	74LS08	R4	()	63	74LS157	P9	()	41	1MO	El	(V) . (√)
9	N2DB	W5	()	64	74LS157	T12	()	42	150R	C4	(√) (√)
10	74LS32	P5	()	65	74LS165	J12	()	43	4K7	C3	(¥)
11	74LS14	M5	()	66	NAS - A/N	Ml4	()	44	10K	02	(Z)
1.2	74LS221	C7	()	67	74LS273	Q14	()	45	1KO	02	(V)
13	74LS74	£1.2	()	68	74L\$193	L12	()	46	1KO	R2	(√)
14	74LS74	P2	()	69	74LS32	R7	()	47	1ко	R2	(v)
15	74LS74	₽4	()	70	DP8304	W13	()	48	1KO	E2	
16	74LS74	R5	()	71	74LS13	м8	()	49	1KO	D2	(V)
17	74LS 74	W4	()					50	1KO	G2	(V) (V)
18	7406	U4	()					51	1KO	F2	
19	MK 3881 -4	E9	()	RES	ISTORS			52	470R	R3	
20	6402	19	()	-				53	1KO	F2	(√) (√)
21	4526B	J5	()	R	TYPE	LAYOUT REF.	INSERTED CHECK	54	1KO	Mlo	Ğ)
22	4526B	м7	()	Ι,	0.110		/	55	1KO	Mlo	(Ž)
23	MC 14046B	M4	()	1	2K2	R3		56	10K	U2	(√)
24	74LS378	F 5	()	2	10K	U2	(√)	57	lok	V2	(√)
25	81LS97	D5	()	3	10K	V2	(√)	58	TOX	1	()
26	N2IO/1	₽7	()	4	10K	T2	(√)	59			
27	4070 B	Н5	()	5	10K	T2	(√)	60			ŀ
28	4011 B	F7	()	6	2K2	V2	(1/)	61	15ĸ	C12	(J)
29	4013 B	J4	()	7	2K2	U2	(V)	62	10K	C12	
30	4520 B	н7	()	8 9	2K2 2K2	Т2	(\checkmark)	63	lok	H14	(1)
31	4024 B	J7	()	10	10K	U2 D7		64	820R	н13	(4)
32	4049 UB	H4	()	11	10K	R2	(2)	65	820R	н13	(V)
33 34	4027 B NAS-SYS 1	F4	()	12	470R	R2 R3		66	2K2	B18	(1)
35	MK 4118**	M18	()	13	10K	M2	(7)	67	*	B19	()
36	MK 4118**	U18	()	14	150R	T2	iδ	68	4K7*	B15 %;	(√) \
37	MK 4118**	Q18 P18	()	15	10K	V2	(V)	69	4K7*	B15 🚕	(√) ×
38	MK 4118**	\$18	()	16	lok	. V2	(4)	70	6K8*	B17 36,7	(√)>
39	MK 4118**	L18	()	17	47.OR	Llo	(V)	71	220R	B18	(V)
40	MK 4118**	J18	()	18	10к	т2	(√)	72	68R	B18	(🗸)
41	MK 4118**	I18	()	19	47K	K2	(√)	73	560R	B16	(√)
42	MK 4118**	G18	()	20	47K	B2	(2)	74	10K	D12	(<i>J</i>)
43	MK 36271	V18	()	21	4K7	B2	S	75	10K	D12	(4)
44	74LS10	GlO	()	22	560R	C2	(1)	76	-68R*	B18 ಸಿಸಿಕಾಹ್ನಿ	(√)
45	DP8304	W15	()	23	390K	Н2	War	77	2K7	Pll	(√)
46	74LS155	N16	()	24	22K	н2	(V)	78			
47	N2MD/3	Wlo	()	25	100К	н2	(1)	79			
48	MK 4118	F18	()	26	1MO	Н3	(√)	80			,
49	74LS193	G12	()	27	100К	н3	(V)	81	lok	В7	(√)
50	MK 4118	T14	()	28	47K	L2	(1)	82	1K2	P11	(√)
51	74LS163	R11	()	29	47K	L2	(√)	83	220R	L10	(₹),
52	74LS163	D14	()	30	100K	M2	(1)	84	22 R	MIO	(~)
53	74LS161	ElO	()	31	47K.	L2	(1/)	85	33R	Llo	(/)
54	MAS - GRA**	J14	()	32	390K	L2	(2)	86 87	2K2 82OR	110 12 13	(√) >
55	74LS13	F14	()	33	1KO	C2	(4)			he possibil	lity of a
		~ # I					` '	đi	fferent o	component se	se page 21.
_								_	TIONAL.		

** OPTIONAL.

*** See construction notes

CAPACITORS

른	ACITORS	,	,					ZEN	ER DIODES		
С	TYPE	LAYOUT REF.	INSERTED CHECK	DC	ТУРЕ	LAYOUT REF.	INSERTED CHECK	ZD	TYPE I	AYOUT REF	INSERTED CHECK
1	lnF	C7	()	23	10nF	K7	()	\mathbf{I}_1	BZY88C6V2	B15	(√)
2	68uF	S2	()	24		17	()	_			(,,
3	68uF	M2	()	25		G7	()	LIG	HT EMITTING	OIODES {	LED)
4	2 · 2uF	X18	()	26		E7	()	\vdash		;==	<u> </u>
5	33pF	P14	()	27	•	Y8		1	TIL 209	S4	()
6			j	28	•	Y10	()	2	-	D4	()
7	10-7			29	•	VlO	()			 -	
8 9	10nF	B3	()	30	i "	N8	()	VAR	TABLE RESISTO	R (VR)	•
10	10nF	F2	()	31	•	X11	()	1	10K Linear	в8	()
11	100pF 100pF	G2 1.2	(7)	32	"	Vll	()	<u> </u>		<u> </u>	
12	2 · 2uF	M2	(\(\sigma \)	33	7	S11	()	CRY	STAL (XT)		
13 ~	lnF	D3	()	34	•	Hll	()				
14	2 · 2uF	X16	()	35	· •	F10	()	1	16 MHz	H14	()
15	100pF	G5	(~)	36		D11	()	\vdash		<u></u>	<u></u>
F	į 100pi	3	' '	37	*	Y12	()	MOD	ULATOR (VIDEO	<u>)</u> (MD)	
' (ì			38	-	U12	()	1	ASTEC	D17	()
, `) 2•2uF	X17	()	39		S12	()	[_	UMILITE36*	, , , , , , , , , , , , , , , , , , ,	1 ' '
19	68uF	011	()	40	<u>"</u>	P12	()	⊢		<u></u>	<u></u>
20	33-5	B7	()	41	l	M12	()	DIL	TIL SWITCHES	(LSW) *	
21	33pr 47nF	C13	()	42	<u>"</u>	K12	()	1	Erg 10 way	, 	
22~·	1nF	B12	()	43		P12	()	^	SPST	X2	()
23	47nF	113	()	44	i -	D12	()	2	Erg 10 way	12	()
24	330pF	113		45	<u> </u>	N14	()		SPDT		1 ` '
25	330pF	Ell	()	46		Y15	()	┢			
26	100pF	D11	(~)	47	-	S14	()	LIN.	K BLOCKS (LKB)	
27 —	lnF	C11		48	"	L13	()	1		U16	()
28 28	10uF	P15	()	49		G14	()	2		R16	
29	lOuF	B11		50	_	E14	()	3	Each of	P16	
30	10uF	X18	()	51	_	C14	()	4	these is	S16	17.
ľ	1041	VIO	()	52	_	B17	()	5	made up from 3 sets	1	
				53		C17	()	6	of 4 pin	J16	
DECC	OUPLING CAPAC	ITORS		54	_	V16	()	7	plugs (27 in all)		
		 _	 	55		T16	()	8	(=: =:: ====,	H16	1 6 5
′ ~	lOnF	X4	()	56	_	Q16	()	9		F16	
, L	<i>)</i>	V4	()	57	_	M16	()	 			<u>L`</u> , '
١.	 I %	54	()	58		K16	()	PLU	GS (PL)		
4 5		Q4	()	59 60		J16	()				, -
6		Q2	()	BQ.		G16	()	1		Ylo	
7		04	()	mn a	NETERODO			2	16 pin plug	B3	()
8		K4 14	()	<u> </u>	NSISTORS			3		B6	()
9	"	G4	()	1	BC557	S3	()	1 4	26 pin plug	B10	()
10	, ,	X6	()	2	BC557	F2	()	 		<u> </u>	
11	.	V5	()	3	BC107	B4	()	CAB	E ASSEMBLIES	(CBS)	
12	•	¥5 \$5	()	4	2N3904	B17	()	1	16 way Double	e ended	 -
13		Q5	()	5	2N39O6	011	()	2	16 way Single		
14		ųs N5	()	DIO	DRC			3	26 way Single	e ended	
15		K5	()							_	·
16	п	15	()	1	1N4148	N2	(y)		In some kits	these s	witches
17	n .	G5	()	2	*	C2	(·)	1	are omitted,	and wire	e links
18	π	E5	()	3	#	D2	(\cdot)	1	should be sub described in	stitute	d as
19	P	25 27	()	4	•	C4	()		accounted III	cue man	ual.
20		S7	()	5	1N4O01	X19	()				
21		Q7	()	6	•	X19	(~)	1			
22	, ,	Q7 N7	()	7	•	X15	(~)				
-			()	8	"	X16	(∨)				

1.15 Component List, Numerical Order

						
NO. USED	TYPE	PINS	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK	
MOS IC	C's (see hand	lling in	structions)			
1 .	4011B	14	IC 28	Quad 2-input NAND Gate	()	
1	4013B 🗸	14	IC 29	Dual D-type flip/flop	()	
1 🗸	4024B	14	IC 31	7 stage binary ripple counter	()	
1 🗸	4027B ✓	16	IC 33	Dual J-K flip/flop	()	
1	4049UB 🏑	16	IC 32	Hex inverting buffer	()	
1 1	4070в 🗸	14	IC 27	Quad 2-input EOR Gate	()	
1 🎺	4520В 🧸	16	IC 30	Dual 4 bit binary up counter	()	
2	∕ 4526B	16	IC 21,22	Programmable N counter	()	
1	6402	40	IC 20	UART (for Serial I/O) (CMOS)	()	
1 🗸	MC 14046B	16	IC 23	Micropower PLL	()	
1 ,	MK 3880-4	40	IC 1	Z8OA CPU	()	
1	MK 3881-4	40	IC 19	Z8OA PIO	()	
10	MK 4118	24	IC 35-42,48,	RAM (1K x 8)	()	
			& 5O			
MEMOR	Y IC's (ROMS)					
1	7602-5	16	IC 47	Open Collector 32 x 8 PROM (N2MD)	())
. 2	7603-5	16	IC 26,59	Tristate 32 x 8 PROM (N2IO and N2V)		r
بالمر ا	7611-5	16	IC 9	Tristate 256 x 4 PROM (N2DB)	()	
- J	NAS-SYS	24	IC 34	ROM 2K x 8 NAS-SYS Monitor	()	
1	NAS-GRA *	24	IC 54	ROM 2K x 8 Std. Graphics Character Gen.	()	
Jr	NAS A/N	24	IC 66	ROM 2K x 8 Std. Alpha/Num.Character Gen.	()	
X	MK 36271	24	IC 43	ROM 8K x 8 NASCOM 8K BASIC	()	
	<u>*optional</u>				- · · · · · · · · · · · · · · · · · · ·	
TTL I	C's					
1 🗸	74LS00	14	IC 60	Quad 2-input NAND Gate	()	
1 1	74LSO4	14	IC 6	Hex Inverter	()	
Line	74504	14	IC 56	Hex Inverter (High Speed)	()	
1 🗸	7486	14	IC 18	Hex Inverter (Open Collector)	()	
1 🗸	74L\$08	14	IC 8	Quad 2-input AND Gate	()	
1 /	74LS10	14	IC 44	Triple 3-input NAND Gate	()	
1 🗸	74LS11	14	IC 61	Triple 3-input AND Gate	()	
1 🗸	74LS14	14	IC 11	Hex Schmitt Trigger Inverter	()	
2 🗸	74LS20	14	IC 55,71	Dual 4-input NAND Gate	()	
2 🗸	74LS32 ⊋%7Ψ	14	IC 10, 69	Quad 2-input OR Gate		•
5 🗸	74LS74	14	IC 13-17	Dual D-type flip/flop	()	
2 🗸	74LS123	16	IC 57,58	Dual Retriggerable Monostable	()	
1 🛶	74LS155	16	IC 46	Dual 1-of-4 Decoder	()	
3 11-5	74LS157	16	IC 62-64	Quad 2-input Multiplexer (or 74LS257)	()	
1 4	74LS161	16	IC 53	4 bit binary counter	()	
1 -2 -42 4	74LS163	16	IC 51,52	4 bit binary counter (OR 74LS161)	()	
1	74LS165	16	IC 65	8 bit PISO Shift Register	()	
·	74LS193	16	IC 49, 68	4 bit up/down binary counter	()	
	/74LS221	16	IC 12	Dual Monostable	()	
1 4	74LS257	16	IC 2	Quad 2-input Multiplexer	()	
1	74LS273	20	IC 67	Octal D-type flip/flop	()	
1	74LS378	16	IC 24	Hex D-type flip/flop (OR AMD25LSO7)	()	
4 6	81LS97	20	IC 3,4,7,25	Hex buffer (IC's 3,4,25 may be 81LS95)	()	
^N ₹ 3	DP 8304	20	IC 5,45,70	Hex bi-directional buffer (OR 1NS8203)	()	<u> </u>

	NO. USED	TYPE	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK			
	TRANSI	STORS and DI	ODES					
	1	2N39O4	TR.4.	NPN TRANSISTOR	()			
	1	2N39O6	TR.5.	PNP TRANSISTOR	()			
	1	NAS 1-03	TR.3.	NPN TRANSISTOR				
	2	NAS 1-05	TR.1,2.	PNP TRANSISTOR				
	4	1N4001	D5-8.	DIODE				
	4	1N4148	D1-4.	DIODE				
	1	BZY88C6V2	ZD.1.	ZENER DIODE (6.2V)				
	2	T1L209	LED.1,2.	RED Light Emitting Diode	() .			
	RESISTORS							
	1	22R	R 84	R/R/Bk	(v)			
	1	33R	R 85	0/0/Bk	(🗸			
	2	68R	R 72, 76	Bl/Gr/Bk	()			
	2	150R	R 14, 42	Br/Gn/Br	(1)			
	2	220R	R 71, 83	R/R/Br	(1)			
	5	470R	R 12, 17,34,39, & 52	Y/V/Br	(V)			
CS :	2	560R	R 22, 73	Gn/B1/Br	(1)			
	3	820R	R 64, 65, 87	Gy/R/Br	(_)			
	11	1 KO	R 33, 45-51, 53-55	Br/Bk/R				
	1	1K2	R 82	Br/R/R	(v)			
	7	2K2	R 1, 6-9,66,86	R/R/R	(1)			
	3	2K7	R 35, 36, 77	R/V/R	l (v)			
	4	4K7	R 21, 43, 68, 69	Y/V/R	(🗸)			
	1	6K8	R 70	B1/Gy/R	(V)			
	21	10K	R 2-5,10,11,13, 15,16,18,37,38, 40,44,56,57,62, 63,74,75,81	Br/Bk/O	(v)			
	1	15K	R 61	Br/Gn/O	(2).			
	1	22K	R 24	R/R/O	(<)			
	5	47K	R 19,20,28,29,	Y/V/O	(1)			
	3	100K	31 R 25, 27,30	Br/Bk/Y	(V)			
	2	390K	R 23, 32	O/W/Y	(V)			
_	2 +2	1MO	R 26, 41	Br/Bk/Gn	(V)			
\bigcirc $\overline{}$	VARIABLE RESISTOR							
	1	10к	VR.1.	Linear Potentiometer type 43p.	()			
	CAPAC	ITORS						
	2 ,	√ 33pF	C 5,20	Ceramic	()			
	4 ∨	100pF 100	e-10,11,15, 2 6	Ceramic	()			
	2	330pF	C-24,25		()			
	4 🗸	InF ::2.	C 1, 13,22,27 -	Ceramic	()			
	62	lOnF	C 8,9,DC1-60	Ceramic	· ()			
				Ceramic DC indicates DECOUPLING CAPACITOR	()			
			/		()			
	2	47nF	c 21, 23	Ceramic	()			
	4	2 - 2uF	C 4,12,14,18	Tantalum Bead (15 volt)	()			
	3 '	10uF	c 38,29,30	Tantalum Bead (15 volt)	()			
	3 1	68uF	C2, 3, 19	Tantalum Bead (6 volt)	()			
	IC SOCKETS							
	-	PINS						
	3	40 🗸			()			
	14	24 1/			()			
	8	20 /			()			
	26 21	16			()			
-	21	. 14			()			
_								

K	EYE	COA	RΠ

NO. USED	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK
1	KBD	Built and tested solid state keyboard with 57 keys and associated circuit on PCB.	()
1		Switch to be added to above.	()
1		Keytop marked 'RS' or 'Reset' for Reset function	()
MISCELLAN	EOUS		
. 1		12" x 8" Double sided PCB with through hole plating and solder resist on both sides, yellow silk screen legend on the component side and a gold plated edge connector on the other side.	
1		16 MHz Xtal	l ()
27	LKB.1-4	4 pin plugs for Linkblocks	
2	PL 2,3	16 pin plugs	()
1	PL 4	24 pin plug	()
1	LSW 1 *	DIL 10 way SPST Switch	()
1	LSW 2 *	TIL 10 way SPDT Switch	
1	MD1	ASTEC UHF Modulator UM1111E36 (or type UM1231 for France	
1		16 way double ended ribbon cable assy for PL3-KBD	$\Gamma_{(1)} = \Gamma_{(1)}$
1		16 way single ended ribbon cable assy for PL2	
1		26 way single ended ribbon cable assy for PL4	l ()
24	TP1-24	Solder pins push fit in 1 mm dia.hole (for video, cassette connections etc.)	i i i
1		Phono Plug	()
1		Belling Lee Co-ax Plug (for TV)	()
2 metres		Co-ax Cable to TV set aerial skt.	()
10 metres		22 Gauge Solder	()

^{*} These switches may be omitted from kits, in which case wire links are used in their place as detailed in the manual.

1.16 Component changes for use outside UK

CHANGES FOR VHF 60Hz TV FIELD SYSTEMS

(USA, Japan etc.)

R68

6K8 REPLACES

4K7

MD1

UM1082A3 "

UM1111E36

CHANGES FOR POSITIVE MODULATION (UHF) TV SYSTEMS

(France etc.)

 R67
 1K0
 ADDED

 R76
 2K0
 REPLACES 68R

 R70
 2K4
 " 6K8

 R68, 69
 3K9
 " 4K7

MD1 (

UM1231

UM1111E36

BCDEFGHIJKLMN 123456789 85.28 ± 5 8 UART PIO 1020 10 11 12 13 14 15 16 17 18 19 20 IC56 ___C25 IC13 IC65 IC68 ALPHA C21[福訊 IC66 IC46 8900 20 8 B5 MON ITOR NOT 2708 **B**6 **B**8 **B**7 18 ¥ -R67 0 2 TP12^{TP}11 WRAM 19 MO1 IC4288 IC4187 20 ABCDEFGHIJKLMN

0 P Q R S T U V W X Y 2345678910 8 8 Z80·CPU R82 13 14 15 16 17 18 19 20 ICS9 VIDEO 07 08+ C RAI BASIC BASIC A2 8 [] 16 A4 A3 ΑÏ READ H/BOOK! <u> 18</u> TP17 +12V 19 20 PQRSTUVWXY

7

