



# 7-1 Circuit Diagrams









DS-7: 4 x 1N4001


NASCOM 2-Power Distribution

Nascom Microcomputers

Issue 8 Sht 5 of 5 Drawn dest

Checked Date 11:1079

Ocawing no. 022 - 405



#### 7.3 Relationship between N2MD PROM and link pins

It can be seen from circuit diagrams 3 and 4, that all on board memory (ICs 35;42, 48 and 50) is connected to address lines AØ to A9 which corresponds to ØØØØ - Ø3FFH or 1R of addresses. Additionally the MONITOR ROM is connected to AØ to AlØ and the BASIC ROM to AØ to Al2. The memory devices are enabled one at a time by means of a chip select or chip enable input, CS/CE (active low) which permits memory to be addressed at locations other than ØØØØH - Ø7FFH. The chip select function is performed by the N2MD PROM (IC47) in conjunction with the l6pin header plug (LKS1), IC6, IC46,IC69 and switches LSW1/7 and 8.

The MD PROM has 5 inputs (plus active low chip select) which are decoded by internal program, into 32 eight bit patterns, one for each combination of the input. The eight output lines are connected to one side of the 16 pin header. The outputs available from the N2MD PROM are as follows:-

•	N2MD PROM INPUT OUT-PUT BIT PATTERN															
		INPUT A15	A14	A13	A12	A11	(XXXXX DEÇODE)	D7	D6	D5	D4	D3	<u>l</u> D2	Dl	DØ	NORMAL USE
рррун 97 ггн		ø	ø	Ø	ø	ø	(Ø Low Half)	1	1	1	1	1	ì	1	ø	MROM (2K MONITOR ROM)
g8ggh gfffh	-	Ø	ø	ø	ø	ì		1	1	1	1	1	1	ø	1	WRAM (2K WORKSPACE RAM)
,	•						(Ø High Half)									
1999H FFFH	-4	(g	ø ø	ø ø	1 1	$_{1}^{g}$	(1)	1	1	1 1	1	1	<b>à</b> à	ţ.	$\binom{1}{1}$	4K USER RAM (BLKA + RAMG1)
2000H 2FFFH	-	(ø	à	1 1	g g	$_{_{1}}^{g}$	(2)	1 1	1	1 1	1 1	à	1	1	$\binom{1}{1}$	4K USER RAM (BLKB + RAM G2)
		ğ g	g g	1 1	1 1	ø 1	(3)	1 1	1	1	1 1	1	1	1	1	
		g g	1 1	Ø Ø	à à	g 1	(4)	1	1 1	1 1	1	1 1	ì	1 1	1 1	
		Ø Ø	1 1	g g	1 1	ø 1	(5)	1 1	1	1	1 1	1	1 1	1 1	1 1	
		ø ø	1	1 1	Ø Ø	Ø 1	(6)	1 1	1	1	1	1	1	1 1	1 1	
		ø ø	1 1	1	1 1	Ø 1	. (7)	1	1 1	1	1	1 1	1	1 1	1 1	
		1	Ø Ø	Ø Ø	g g	Ø 1	(8)	1 1	1	1 1	1	1	1 1	1	1	
		1	ø	ø	1	ø	(9)	1	1	1	1	1	1	1	1	
		1	Ø	Ø	1	1		1	1	1	1	1	1	1	1	
		1 1	g g	1 1	ø ø	Ø 1	(A)	1 1	l 1	1 1	1 1	1 1	1 1	1 1	1	
вроон ВГЕГН	-	1	ø ø	1 1	1 1	g }	(B)	1	1	1 1	g g	1	1	1	$\binom{1}{1}$	4K SPARE FOR EPROM
CØØØH CFFFH	-	1 1	1 1	à	g g	ø }	(c)	1 1	1 1	ø	1	1	1	1	$\binom{1}{1}$	4K SPARE FOR EPROM
DØØØH DFFFH	-	1 1	1 1	à à	1 1	g 1)	(D)	1 1	ø	1	1 1	1	1	1 1	1)	4K SPARE FOR EPROM
eøøøh -		1	1	1	ø	<sup>g</sup> >	(E)	ø	1	1	1	1	1	1	1	BROM
		1 1	1 1	1 1	g 1	ı J Ø \	(F)	ø	1	1	1	1	1 1	. 1	1 1	8K BASIC ROM
FFFFH		1	1	1	1	1 3		g	1	1	1	· 1	1	1	1)	
PIN NAS ON LKS 1:										- <b>-</b>						

9 10 11 12 13 14 15 16

## 7.2 Contents of decode ROM's

IRDODO.

FE FB F7 BF FF CF FF BF FF FF FF FF FF FF FF TD FC #S1EE1.

N2 I 0/1 tristate or open collector

\$86666.

FD FC FF FF FF FF FF FF FF FL FD FD FD FF \$51F01.

N2V/2H tristate

Or: \*60000.

01 00 03 03 03 03 03 03 03 03 03 01 01 01 01 03 **\$50051**,

N2V/2L tristate

\$80000.

FE FD FB FB F7 F7 FF EF EF DF DF BF BF 7F 7F 7F 7F \$51CE5,

N2MD/3 open collector (binary listing in fext)

DB #A8800. FOFOFEF 0 F E D Đ EDD F EF DF E PF C F C F E C F D F Ε Ð F Ε FDF C F E FOFEFDFE CFEFDFECFDEDD CFEFDFECFCEDD F FOFOFEFDFECFCEDD

N2DB/3H tristate ('H' version leaves unused output bits high)

\$80088.

ECECEEEEEE9E0ECC ECECEEEEEE9E9E0C ECECEEEEEE9ECEC ECECEEEEEEcecee ECEEEEEE Ē 9 \$5007C

OF: \$88888.

747476757 747476757 5 7 6 5 6 5 6 7 6 7 6 75765 75765 6.5 4 6 7 7 4 4767 57647465 7 7 7 4 4 6 5 7 6 4 7 5 6 7675764 7675764 7 7 4 4 4 4 6 4

N2DB/3L tristate ('L' version leaves unused output bits low)

\$600SB,

6464666666164644 6464666666161644 46466666616464 46466666616464 464666666 464666 46466666646 16 0 6 64646666664 **\$**5057€,

## 7.4 Extracts from the Mostek Z80 central processing unit tecnical manual.

### TABLE OF CONTENTS

Chapter	Section
Z80-CPU Architecture	7,4.1
Z80-CPU Pin Description	7.4.2
280-CPU Instruction Set	7.4.3
Flags	7.4.4
Summary of OP Codes and Execution Times	7.4.5
Interrupt Response	7.4.6