MAP 80 Systems Ltd., Chertsey Computer Centre, No 1 Windsor Street, CHERTSEY Surrey Tel 09328 64663

Issue 2 - March 1983

## 256K DYNAMIC RAM BOARD

### INTRODUCTION

========

The MAP 80 256K Ram board has been designed around the 80-BUS system and is therefore compatible with the NASCOM and GEMINI range of products. However due to the requirement to provide MEM EXT and to disable RAM in the lower 4k this card is not suitable for use with a NASCOM 1. The board utilises the 4864 64k dynamic ram chip arranged in four blocks of 64k bytes thus allowing the board to be supplied in four sizes i.e. 64/128/192/256k bytes. This also means that expansion of the smaller sizes is only a matter of adding additional ram chips, since decoding for the full 256k is provided even with the smallest configuration. Up to eight MAP 80 256k ram boards can used in one system giving up to 2 megabytes on line.

To facilitate the use of memory which is outside the addressing range of the Z80 processor, circuitry has been included to allow full memory mapping and flexible page mode operation thus offering the end user a wide range of options depending on how the board is configured.

### COMMISSIONING

\_\_\_\_

Carefully unpack your MAP 256 K RAM and examine it for any mechanical damage. In the event of any damage please inform your dealer immediatly. Your new RAM card will have been shipped to you fully tested and working. If your system is only to have one 256K RAM card and is to be used on either a Nascom 2 or a GEMINI 6811 then the card need only be plugged into the system. For other combinations read the section on link blocks.

# THEORY OF OPERATION

IC46 is an 8 bit latch (74LS273) addressed at port FE, on power up or reset all bits are reset to 0. This leaves port FF for paging of existing Gemini/Nascom RAM/ROM cards, their paging system permits only 4 pages which is far too restrictive. Bits from IC46 are then further decoded by IC47 (74LS138 3 to 8 line decoder), LB1 is used to link Q1,Q2 and Q3,from IC46 directly to SA,SB and SC (Select A,B,C) on IC47, further decoding is provided by Q4 and Q5 which are linked to the EN and /EN of IC47, (either Q4 or Q5 can be inverted by linking through IN and OUT on LB1). This then provides a 5 bit decode or 2 Megabytes!!! IC47 provides 8 page selects to LB2 (P0 to P7). P0 thru P3 are linked to select RAM blocks R0 thru R3 on the first of each pair of cards, and P4 thru P7 to select R0 thru R3 on the second.

This system provides for paging of 64k pages, with the controlling program residing in EPROM or "priority RAM" e.g Nascom 2 workspace RAM or Gemini "Bytewide sockets".

This we consider is not an efficient way to control additional RAM. Memory mapping is probably the best way but requires hardware modifications to existing equipment, we have therefore devised a scheme to page 32k blocks. Using this system either the upper or lower 32k of page 0 will remain within the main 780 memory map at all times, and any 32k block from any 64k page can be placed in the other half. Setting the appropriate bits of IC46 selects the required paging system. BIT 7 reset (0) selects 64k paging, set (1) selects 32k paging. BIT 6 reset (0) selects the lower 32k of page 0 as permanent with other 32k blocks being paged into the upper 32k, or set (1) selects the upper 32k of page 0 as permanent with other 32k blocks being paged into the lower 32k. BITs 1 thru 4 select the required 64k page and BIT 0 selects the upper/lower 32k block from that page. If BIT 7 is reset BITs 0 and 6 have no effect. It takes a while for the full implications of this to

but it is possible to control up to 1 Megabyte of RAM, using the 32k mode to transfer information and program control between 64k pages, which can be run independently of each other using the 64k mode.

In order to achieve this a few changes are made to the link blocks. When BIT of IC46 is set 32k paging comes into operation, if BIT 6 is 0, the Z80 calls for access to the lower 32k (addresses 0000 to 7FFF) (Force page 0) on LB1 will go low, this is connected to EN to disable pages of RAM (Q5 becomes redundant). The same signal is then used to enable page 0 (The P0 select on LB2 is ANDed with F0 by diverting it through IN and OUT. If BIT 6 is 1, F0 will go low when addresses 8000 to FFFF are accessed. BITs 0 and 6 are XORed ORed and ANDed as required in 32k page mode in order to invert A15 if required so that the upper 32k of a page can be paged into the lower 32k of the Z80 memory map and vice versa.

### Summary of port FE bits

BIT 0

DBIT	0			select upp select loo tive if b	wer 32k l	block	
BIT	_	-					
BIT		•	, m, m, , , , , , , , , , , , , , , , ,				
BIT	_	-	Selects 64	k page (B	IT 5 not	used in	32k mode)
BIT	4	)					
BIT	5	)					

- BIT 5 SET select upper 32k of page 0 as permanent select lower 32k of page 0 as permanent (Not operative if bit 7 is reset)
- BIT 7 SET select 32k page mode RESET select 64k page mode

### MEMORY MAPPING tions below these states stated office office of the state of the stat

Memory mapping is a system where a fast TTL RAM is placed in between the Z80 and the bus, this RAM decodes A12 thru A15 to provide A12 thru A19, is therefore possible to map any 4k block into any 4k slot in the Z80 memory map. Note ANY block into ANY slot.

In order to utilise this system the link blocks are set up to use A16 thru Al9 to select which 64k page is to be used (this page will vary according to what 4k slot is being addressed by the Z80 [A12-15]. Note that A12-15 put out on to the bus may well be different to that put out by the Z80.

The Gemini 6813 memory mapped CPU card provides A19 but does not put it to the bus!!! Therefore only 512k bytes can be addressed before resorting to paging (messy). If more RAM is required when using the G813 details of modifications to provide A19 can be supplied on request. Note also that this card uses port FE to address the TTL RAM, so L2 has to be linked b to c so that paging is addressed on port FF.

### COMPATABILITY WITH OTHER PRODUCTS

mentioned above the MAP 256 K RAM card can be used with most existing 80 Bus/Nasbus systems. For example without modification a MAP 256K RAM card can used on a Nascom 2 whilst still retaining the existing workspace. A Gemini G811 system can also incorporate these new

without any hardware modifications to the computer. Simply remove your existing RAM card and insert the MAP RAM 256. The Gemini/Nascom paging system uses port FF whereas our card uses port FE, this leaves port FF for the paging of, for example, EPROM cards as before. Details for incorporating existing RAM cards can be found later.

# LINK BLOCKS AND STANDARD CONFIGURATIONS

All the memory patching is carried out on two link header blocks. Each header block is linked in a different way depending upon each card's position within a system and depending upon the modes used. The followins series of examples will be the most frequently used. The MAP 256K RAM card is supplied as set up in example 1 (Card Number One).

If existing RAM cards are to be incorporated, DO NOT enable rows of RAM on LB2 which do not exist.

## EXAMPLE 1 STANDARD CONFIGURATION (NASCOM 2 % GEMINI G811)

32K/64K Page Mode System.

		Card	Number	1				
	LB1					LB2		
A16 1		20 SA		PO	1		16	IN
A17 2	4-20	19 SB		F'1	2	1-16	15	OUT
A18 3	5-19	18 SC		P2	3	. 15-13	14	
Q1 4	6-18	17 /EN		F3	4	2-12	13	RØ
Q2 5	9-17	16 A19		F4	5	3-11	12	R1
Q3 6	15-13	15 EN		P5	6	4-10	11	R2
Q0 7		14 OUT		P6	7		10	R3
IN 8		13 FO		P7	8		9	
Q4 7		12 Q5						
10		11 06						

			ε	Card	Number	2				
		LB1						LB2		
A15	1		20	SA		PØ	1		16	ΙN
A17	2	4-20	19	SB		F1	2	5-13	15	OUT
A18	3	5-19	18	SC		P2	3	6-12	14	
Q1	4	6-18	17	/EN		₽Ӡ	4	7-11	13	RØ
Q2	5	9-17	16	A19		₽4	5	8-10	12	R1
QZ	6	15-13	15	EN		F5	6		11	R2
QØ	7		14	OUT		Р6	7		10	R3
IN	8		13	FO		P7	8		9	
Ω4	9		12	05						
1	0		11	Q6						

		Lard	Number	٥				
	LB1					LB2		
A16 1		20 SA		PØ	1		16	IN
A17 2	4-20	19 SB		Pi	2	1-13	15	OUT
A18 3	5-19	18 SC		P2	3	2-12	14	
Q1 4	6-18	17 /EN		P3	4	3-11	13	R0
Q2 5	8-9	16 A19		P4	5	4-10	12	R1
Q3 6	15-13	15 EN		P5	6		11	R2
Q0 7	17-14	14 OUT		P6	7		10	R3
IN 8		13 FO		P7	8		9	
Q4 9		12 05						
10		11 06						

			E	Card	Number	4				
		LBI						LB2		
A16	1		20	SA		PØ	1		16	IN
A17	$\mathbf{Z}$	4-20	19	SB		P1	2	5-13	15	OUT
A18	3	5-19	18	SC		P2	3	6-12	14	
Q1	4	6-18	17	/EN		₽ತ	4	7-11	13	RØ
<b>Q</b> 2	5	89	16	A19		F4	5	8-10	12	R1
QZ	6	15-13	15	EN		P5	6		11	R2
Q0	7	17-14	14	OUT		F۵	7		10	R3
IN	8		13	FO		P7	8		9	
Ω4	9		12	05						
1	Ø		11	Ω6						

## EXAMPLE 2 GEMINI G813 (Memory Mapper)

Note BIT 00 on LB1 is set to 1 by RP/M on the 6813

		C	ard	Number	1				
	LB1						LB2		
A16 1		20	SA		PØ	1		16	IN
A17 2	1-20	19	SB		F1	2	2-13	15	OUT
A18 3	2-19	18	SC		P2	3	3-12	14	
Q1 4	3-18	17	/EN		P3	4	4-11	13	RØ
Q2 5	7-15	16	A19		P4	5	5-10	12	R1
Q3 6	16-17	15	ΕN		P5	6		11	R2
Q0 7		14	OUT		P6	7		10	R3
IN 8		13	FO		F7	8		9	
04 9		12	05						
10		11	Q6						

A16 1 A17 2 A18 3 Q1 4 Q2 5 Q3 6 Q0 7 IN 8 Q4 9 10	LB1 1-20 2-19 3-18 7-15 16-17	Card Num 20 SA 19 SB 18 SC 17 /EN 16 A19 15 EN 14 OUT 13 FO 12 Q5 11 Q6	PØ 1 P1 2 P2 3 P3 4 P4 5 P5 6 P6 7 P7 8	LB2 6-13 7-12 8-11	16 IN 15 OUT 14 13 R0 12 R1 11 R2 10 R3 9
A16 1 A17 2 A18 3 Q1 4 Q2 5 Q3 6 Q0 7 IN 8 Q4 9	LB1 1-20 2-19 3-18 7-8 14-17 15-16	Card Num 20 SA 19 SB 18 SC 17 /EN 16 A19 15 EN 14 OUT 13 FO 12 Q5 11 Q6	nber 3 P0 1 P1 2 P2 3 P3 4 P4 5 P5 6 P6 7 P7 8	LB2 1-13 2-12 3-11 4-10	16 IN 15 OUT 14 13 R0 12 R1 11 R2 10 R3 9
A16 1 A17 2 A18 3 Q1 4 Q2 5 Q3 6 Q0 7 IN 8 Q4 9	LB1 1-20 2-19 3-18 7-8 14-17 15-16	Card Num 20 SA 19 SB 18 SC 17 /EN 16 A19 15 EN 14 OUT 13 FO 12 Q5	nber 4 P0 1 P1 2 P2 3 P3 4 P4 5 P5 6 P6 7 P7 8	LB2 5-13 6-12 7-11 8-10	16 IN 15 OUT 14 13 R0 12 R1 11 R2 10 R3 9

# INCORPORATION OF AN EXISTING RAM CARD

### RAM A

. .. .. . . .

Does not utilise paging and cannot be used.

#### RAM B and G802

These cards can be incorporated to a limited extent. Firstly ensure that these cards are fitted with the ICs necessary for paging, (see RAM B or 6802 manual), then enable them on a page other than 0 (so that they are not selected on reset).

In 64k only page mode (where controlling software is in priority RAM/EPROM) simply select a MAP RAM page which does not exist i.e page out MAP RAM on

11 06

port FE, and then page in the RAM B or 6802 on port FF. With 32/64k paging mode these cards can be selected as 32k blocks, but can only be selected into either the lower or upper 32k according to hardware selection. For example, to have 32k of a RAM B card selected into the lower 32k of the Z80 memory map,  $\,$  link SK1 as shown in fig imes .  $\,$  and switch the PAGE SELECT to page 3. For a G902 link SKT1 as shown in fig y. and switch PG SELECT to page 3. When selecting these 32k blocks select into the lower 32k a non-existent MAP RAM block e.g output FFh to port FE (this assumes that you do not have a full 1 Megabyte of MAP RAM!!!), and then output port FF to page in the RAM B or G802. In order to enable the G802 as blocks of 32k a simple hardware modification is required. Find the through hole by pin 5 of IC53, either drill out the plated through hole cut the track running from it ON TOP of the board, then connect a wire between the PG SELECT switch pin 2 and the above plated through hole on UNDERSIDE of the board. Follow the procedure above for paging out MAP and output 88h to port FF to enable the first 32k or C8h for the second 32k. This is the system successfully employed by our BIOS modifications. ∕below.

Q	1		20	N1	O	1		20	Bø
1	2	1 - 19	19	$B\theta$	1	2	1-20	19	B1
2		2-19	18	B1	2	3	2-20	18	B2
3	4	3-19	17	B2	3	4	3-19	17	BJ
4		4-19	16	F	4	5	4-19	16	F
123	₽	5-18	15	Ξ	5	6	5-18	15	Ε
6	7	6-18	14	D	6	7	6-18	14	D
7	$\Xi$	7-18	13	C	7	8	7-17	13	С
8	9	8-18	12	₿	8	9	8-17	12	B
9	10		1.1	Α	9	10		1.1	A
		fig x					fig y		

# VIRTUAL DISK AND CP/M

CF/M users will benefit by adapting their MAP 256K RAM cards to look like another disk drive (virtual disk). This has an advantage that even a single drive system can copy disk files. But the biggest advantage is that of a reduction in file access time which can be achieved when the virtual disk system is employed, for instance, assembly/compiling time is cut dramatically, and of course disk and drive wear and tear is minimised.

## THE BIOS

We can provide a FREE modification service for many existing CPM systems, this software is very user friendly in that it:-

- 1. Runs on existing hardware (without MAP RAM)
- 2. On cold boot the system will look to see if RAM above 64k is present. If so it will set up the virtual disk according to the amount of spare memory available. This includes searching for an existing RAMB/G802 card set up in accordance with instructions in the BIOS manual.
- 3.It is possible to reserve RAM, in blocks of 32k, which will not be used for virtual disk but left for user requirements.

#### POWER REQUIREMENTS

Your MAP 256k board requires +5v, at 380ma (typically) for a 64k configuration, each additional 64k requires only 60ma (typically).

#### UPGRADING

\_\_\_\_\_

Upgrading a card fitted with less than 256k is straight foreward, use industry standard, 128 cycle refresh, 64k dynamic RAMs type 4164/4864. (not TEXAS or pin 1 refresh). To guarantee successful operation use devices of 200ns or faster. Carefully solder the ICs into spare rows starting with the row closest to the edge connector and enable them by selection on LB2. We can supply extra RAM at competetive prices, and if necessary can fit and test them for a modest fee, for details of this or any other queries contact:-

MAP 80 SYSTEMS Ltd 333 Garratt Lane LONDON SW18 Tel 01-874-2691

WATCH FOR NEW PRODUCTS FROM MAP 80