Schematik - Platinecomputer

0	GND	
1	5V	} Services
2	CLK_R	
3	CLK_F	
4	BUS1:0	
5	BUS1:1	
6	BUS1:2	
7	BUS1:3	
8	BUS1:4	
9	BUS1:5	
10	BUS1:6	
11	BUS1:7	
12	BUS1:8	BUS1
13	BUS1:9	
14	BUS1:A	
15	BUS1:B	
16	BUS1:C	
17	BUS1:D	
18	BUS1:E	
19	BUS1:F	
20	BUS2:0	
21	BUS2:1	
22	BUS2:2	
23	BUS2:3	
24	BUS2:4	
25	BUS2:5	
26	BUS2:6	
27	BUS2:7	
28	BUS2:8	BUS2
29	BUS2:9	
30	BUS2:A	
31	BUS2:B	
32	BUS2:C	
33	BUS2:D	
34	BUS2:E	
35	BUS2:F	
36	WE1:0	
37	WE1:1	
38	WE1:2	
39	WE1:3	WE1
40	WE1:4	
41	WE1:5	
42	WE1:6	
43	WE2:0	
44	WE2:1	
45	WE2:2	
46	WE2:3	WE2
47	WE2:4	
48	WE2:5	
49	WE2:6	
50	RE1:0	
51	RE1:1	
52	RE1:2	
53	RE1:3	RE1
54	RE1:4	
55	RE1:5	
56	RE1:6	
57	RE2:0	
58	RE2:1	
59	RE2:2	
60	RE2:3	RE2
61	RE2:4	
62	RE2:5	
63	RE2:6	
64	Sup	
65	Set Sup	} Sup
66	Reset Sup	
67	Set IO-Int	
68	Set Int-Int	Interrupts
69	Set TI1-Int	
70	Set TI2-Int	
71		
72		
73		
74		
75		
76		
77		
78		
79		
80		

Top headers
Banks · Bus 1 · Bus 2 · Clock · Interrupt · Sup · Config · W1 · W2 · R1 · R2

Bank Controller
A_In, D_IO_Out, OE, WE, ID_Out, Pattern_Out — A_Out, D_IO, OE, WE, ID_In, Patter_In — CLK_R, CLK_F, A_In, ID1_In, ID2_In, D_IO, R/W, Enable

Memory
A_In, D_In, D_Out, BID2_In, BID1_In — A_Bank_Out, BID1_Out, BID2_Out, D_Bank_IO, R/W, WE_Bank_Out, Sup_In, RW, CLK_F, CLK_R

BID-Register
BID2_Out, BID1_Out, Bin_In — Sup_In, WE, S_BID

Register File
D_In — CLK_R, CLK_F, Sup_Out, WE, Zero_One, Const_Reg, S_Sup, R_Sup, D_Sel, A_Sel, B_Sel
B_Out, A_Out, IP_Out, Flag_Out, Const_In

ALU
Q1_In, Q2_In, Flag_In, Q1_Out, Q2_Out, Q1_Sel, Q2_Sel

IV-Storage
IV_T1_Out, IV_T2_Out, IV_OINT_In, IV_IO_In

Interrupt-Controller
IV_T1_In, IV_T2_In, IV_OINT_In, IV_IO_In — CLK_R, CLK_F, IP_In, S_Int, S_Sup, RE, IP_Out, IO_Int_In, T2_Int_In, T1_Int_In

Timer
D_In, D_Out — CLK_R, CLK_F, T1_Int_Out, T2_Int_Out, Sup_In, WE, Stop/Mode, T1_T2, Low_High

IR
D_In, Ins_out — CLK_R, CLK_F, WE, Low_High

Instruction-Decoder
Ins_In — CLK_R, CLK_F, Reg_Sel, Const_Out, Ctrl_Out

IO-Controller
D_In, ID_In, D_Out — CLK_R, CLK_F, Sup_In, D/Ins, WE, Int_Out

Activation Module
RE1, RE2, WE1, WE2, BUS1, BUS2, CLK_R, CLF_F
Pattern R, Pattern W
Mode R, Mode W, RE, WE_R, WE_F, from_Bus, to_Bus