

DRAM Rowhammer: Mechanisms, Vulnerabilities, and Mitigation Strategies

Julian Edelman

November 7, 2024

1 Introduction

Dynamic Random-Access Memory (DRAM) has become an integral component of modern computing systems, from smartphones to high-performance servers. "Its widespread adoption can be attributed to its low latency, high density, and cost-effectiveness [1]." However, a significant security vulnerability known as rowhammer has emerged within DRAM's core design—a vulnerability that raises concerns over data security and system stability.

Rowhammer, first notably documented in a 2014 analysis, exploits a fundamental limitation in DRAM architecture: the close physical proximity of memory cells, which allows repeated accesses to one row (the "aggressor" row) to induce bit flips in adjacent rows (the "victim" rows). This unintended effect results from electric charge leakage across cells, compromising data integrity without direct access to the targeted rows. Research has demonstrated that rowhammer attacks can be weaponized to corrupt data and bypass security mechanisms, posing risks to confidentiality, integrity, and availability across devices and platforms.

This paper examines the technical basis of rowhammer attacks, their impact on system security, and evaluates hardware and software mitigation strategies. It highlights the limitations of current defenses and identifies advancements needed to strengthen resilience against these low-level attacks.

2 What is DRAM Rowhammer?

DRAM Rowhammer is a hardware vulnerability that takes advantage of how dynamic random-access memory (DRAM) cells are physically structured. This vulnerability stems from the capacitive properties of DRAM cells and the high-density layout in modern memory modules. To understand Rowhammer, it's important to look at how DRAM cells are arranged and how this dense setup can lead to disturbance errors.

A typical DRAM cell consists of a single tran-

sistor and a capacitor (1T1C), as shown in Figure 1. The transistor acts as a gate, enabling access to the capacitor, which stores binary data in the form of an electric charge. The capacitor holds a high charge for a binary "1" and a low or no charge for a binary "0." "When a bit needs to be put in memory, the transistor is used to charge or discharge the capacitor [2]." This straightforward design is repeated across billions of cells, enabling DRAM's high density and speed but also making it susceptible to interference.




Figure 1: DRAM cell from [2]

The Rowhammer vulnerability arises from the compact layout of cells in high-density DRAM modules. As manufacturing processes advance, the spacing between adjacent rows decreases, resulting in increased electrical coupling between neighboring cells. In modern DRAM, cells are packed closer than ever to achieve higher memory densities, amplifying this vulnerability. The repeated activation of one row, known as "hammering," can disturb the stability of adjacent rows, leading to unintended bit flips in the data they store.

One primary contributor to Rowhammer is capacitive crosstalk between wordlines. When a wordline is repeatedly activated, it generates voltage fluctuations that can interfere with adjacent wordlines. These fluctuations cause sub-threshold leakage in the cell transistors of neighboring rows, gradually reducing the charge stored in their capacitors. This mechanism is particularly insidious because it operates below the transistors' nominal threshold voltage, evading detection by standard error correction or parity-checking schemes. [3]

Repeatedly activating certain rows in DRAM

generates localized heating, which can increase charge leakage in nearby cells. This heat speeds up the rate at which charge leaks from capacitors in adjacent rows, making bit flips more likely.

Another factor that can worsen the Rowhammer effect is hot-carrier injection during rapid row activations. As electrons flow through the channel of the repeatedly activated cell transistors, some gain enough energy to overcome the potential barrier of the gate oxide. "These hot carriers can become trapped in the oxide layer or even reach the floating body of the transistor in SOI (Silicon-on-Insulator) designs, altering the threshold voltage and further destabilizing nearby cells [4]." Over time, this effect can slightly change the behavior of transistors in neighboring cells, leading to more charge leakage or drifting.

Together, these effects gradually drain the charge stored in nearby, or "victim," cells. Normally, DRAM systems periodically refresh cells to keep charge levels readable. However, Rowhammer takes advantage of the time between these refresh cycles, allowing repeated row activations to pull charge from victim cells faster than it can be restored, potentially leading to data corruption or unintended bit flips.

3 Setup and Execution of a Rowhammer Attack

A Rowhammer attack begins with a preparation phase that involves mapping virtual to physical memory addresses to identify the physical DRAM rows an attacker aims to target. This mapping process is challenging due to operating system protections that obscure address relationships, but attackers employ techniques such as huge pages or timing-based side channels to infer the physical layout. Huge pages provide more predictable mappings, while timing side channels allow attackers to detect differences in access times, helping them infer which DRAM rows are adjacent. [1]

Simultaneously, attackers must bypass the multi-level cache hierarchy to ensure memory accesses directly reach DRAM rather than being intercepted by the processor's cache. Techniques like cache flushing, eviction, and non-temporal store instructions are used here: cache flushing removes data from the cache, cache eviction pushes specific cache lines out, and non-temporal store instructions bypass the cache altogether. These methods force memory accesses to target DRAM, setting the stage for the core of the attack [1].

Once the preparation phase is complete, the attack moves to the repetitive access phase, where specific rows in DRAM are accessed rapidly and

repeatedly. This high-frequency access exploits the physical properties of DRAM cells, creating electrical interference that can cause bit flips in adjacent "victim" rows. Carefully chosen access patterns maximize the likelihood of bit flips in nearby rows, increasing the effectiveness of the attack.

The attack culminates in the exploitation phase, where induced bit flips are leveraged to compromise system security. Here, attackers can manipulate data by flipping bits in ways that alter memory values, overwrite critical system variables, or even escalate privileges. Through precise placement and timing of these bit flips, attackers can gain unauthorized access, modify system behavior, or cause crashes, highlighting Rowhammer's serious security implications.

4 Security Implications of Rowhammer

Rowhammer attacks are identified as a major security threat, jeopardizing key aspects of system security such as confidentiality, integrity, and availability. Regarding confidentiality, Rowhammer can enable privilege escalation, where unprivileged processes gain unauthorized kernel-level access. This vulnerability has been exploited in various scenarios, including shared cloud infrastructures where multiple virtual machines operate on the same physical hardware. [1]

Rowhammer also threatens data integrity in DRAM, as it can cause memory cell contents to change without direct access, leading to unintended data corruption. This risk is not limited to conventional systems; even DRAM that uses error correction code (ECC) or stores neural network parameters is susceptible. [1]

In terms of availability, Rowhammer attacks can severely impact system stability, especially in cloud environments. Attackers have developed methods to exploit Intel Software Guard Extensions (SGX) via Rowhammer, potentially disrupting numerous cloud-based systems by introducing errors across multiple virtual machines. [1]

5 Mitigation Strategies

As DRAM process geometries continue to shrink, the susceptibility to Rowhammer attacks increases, necessitating robust mitigation strategies. This section explores the various mitigation techniques developed to counter Rowhammer attacks, examining their mechanisms, effectiveness, and trade-offs in implementation.

One of the primary hardware-based mitigation techniques is Target Row Refresh (TRR). TRR operates by selectively refreshing memory rows that are potential victims of Rowhammer attacks. This approach aims to prevent bit flips by ensuring that vulnerable rows maintain their charge levels. However, recent research has revealed limitations in TRR’s effectiveness. Studies have shown that TRR implementations vary across different hardware platforms, with some consumer-grade machines lacking TRR or having it disabled by default. Furthermore, the opacity surrounding TRR’s exact mechanisms has led to the development of tools like TRRespass, which can identify new attack patterns capable of bypassing TRR protections (DRAM-Related Faults). [5]

Another mitigation strategy is through software. Software-based mitigation strategies offer a flexible layer of defense against Rowhammer attacks. "One notable approach is ANVIL (Adjacent Neighbor Vigilance), which utilizes existing hardware performance counters to track DRAM access patterns [6]." By monitoring the locality of memory accesses, ANVIL can detect potential Rowhammer activities and trigger preventive measures. This method demonstrates the potential for leveraging existing hardware features to implement software-based protections without requiring significant hardware modifications.

"Another software-based technique involves isolating user and kernel memory spaces to prevent privilege escalation attacks facilitated by Rowhammer [7]." This approach aims to contain the impact of potential bit flips by enforcing strict boundaries between different memory regions, thereby limiting an attacker’s ability to manipulate sensitive system data.

Additional mitigation techniques are memory controller-based mitigation. These techniques offer a middle ground between hardware and software approaches. These solutions involve modifications to the memory controller’s behavior to counteract Rowhammer effects. "One such technique is the implementation of unique address mappings for each DRAM chip within a system [8]." This approach, known as RAMPART (Row Address Map Permutation and Reassignment Technique), ensures that addresses have unique neighboring rows in each DRAM chip. "Consequently, a successful Rowhammer attack would be confined to a single DRAM chip, allowing error correction mechanisms like ECC to effectively mitigate the issue [8]."

Error Correction Code (ECC) memory has long been used in server environments to detect and correct spontaneous bit errors. In the context of Rowhammer mitigation, ECC provides an additional layer of protection. However, sophisticated Rowhammer attacks can potentially

overwhelm standard ECC implementations. To address this, advanced error correction schemes are being developed to enhance resilience against multi-bit errors induced by Rowhammer attacks.

Encryption techniques also play a crucial role in Rowhammer mitigation. By encrypting data stored in DRAM, the impact of bit flips can be significantly reduced. Even if an attacker successfully flips bits, the encrypted data becomes effectively randomized, making it challenging to target specific bits or exploit the corrupted data. Implementations such as 128-bit or 256-bit AES encryption in memory subsystems provide robust protection against Rowhammer and other memory-based attacks.

Recent advancements in artificial intelligence have led to the exploration of machine learning techniques for Rowhammer mitigation. "These approaches leverage the power of ML algorithms to detect anomalous memory access patterns indicative of Rowhammer attacks [9]." By analyzing vast amounts of memory access data, ML models can potentially identify subtle patterns that might elude traditional detection methods, offering a more adaptive and robust defense against evolving attack techniques.

6 Conclusion

"As DRAM technology continues to evolve, with smaller process geometries and higher densities, the vulnerability to rowhammer attacks is likely to increase [8]." This trend underscores the critical need for ongoing research and development of effective mitigation strategies. While current techniques have shown promise in reducing the risk of rowhammer attacks, the rapid evolution of attack methods necessitates a continual reassessment and improvement of defense mechanisms.

The rowhammer phenomenon serves as a stark reminder of the intricate relationship between hardware optimizations and security vulnerabilities. As we push the boundaries of DRAM technology to meet the growing demands of modern computing applications, we must remain vigilant in addressing the security implications that arise from these advancements. Only through a comprehensive understanding of the problem and a collaborative effort between researchers, hardware manufacturers, and software developers can we hope to develop lasting solutions that ensure the security and reliability of our computing systems in the face of evolving rowhammer threats.

References

- [1] D. Kim, H. Park, I. Yeo, Y. K. Lee, Y. Kim, H.-M. Lee, and K.-W. Kwon, "Rowhammer attacks in dynamic random-access memory and defense methods," *Sensors*, Jan. 2024.
- [2] "Introduction to DRAM (Dynamic Random-Access Memory) - Technical Articles — allaboutcircuits.com." <https://www.allaboutcircuits.com/technical-articles/introduction-to-dram-dynamic-random-access-memory/#:~:text=When%20a%20bit%20needs,Figure%201.&text=used%20to%20charge%20or,Figure%201.&text=logic%20high%2C%20or%20%271%27%2C,Figure%201.&text=or%20%270%27.%20The%20charging%2Fdischarging,Figure%201.>
- [3] D. B. Andrew J. Walker, Sungk-won Lee, "On dram rowhammer and the physics of insecurity." url-<https://ieeexplore.ieee.org/stamp/redirect.jsp?arnumber=/16/4358746/09366976.pdf>, Apr. 2021.
- [4] M. Redeker, B. Cockburn, and D. Elliott, "An investigation into crosstalk noise in dram structures.," pp. 123–, 01 2002.
- [5] "DRAM-Related Faults (Rowhammer, Zen-Hammer, SPOILER, RAMBleed, TRRespass including Blacksmith, Half-Double) - Red Hat Customer Portal — access.redhat.com." <https://access.redhat.com/articles/1377393#:~:text=As%20mitigation%20against%20such,Rowhammer%20effect.&text=built%20a%20Target%20Row,Rowhammer%20effect.&text=essentially%20refresh%20the%20memory,Rowhammer%20effect.&text=bit%20flips%2C%20thus%20avoiding,Rowhammer%20effect.>
- [6] "ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks: ACM SIGARCH Computer Architecture News: Vol 44, No 2 — dl.acm.org." <https://dl.acm.org/doi/10.1145/2980024.2872390#:~:text=ANVIL%20detects%20rowhammer%20attacks,performance%20counters.&text=attacks%20by%20tracking%20the,performance%20counters.&text=locality%20of%20DRAM%20accesses,performance%20counters.&text=accesses%20using%20existing%20hardware.>
- [7] url<https://www.usenix.org/system/files/conference/usenixsecurity17/sec17-brasser.pdf>, Aug. 2017.
- [8] S. Woo, "Understanding Memory's RowHammer Challenge — electronicdesign.com." <https://www.electronicdesign.com/technologies/embedded/digital-ics/memory/article/55241243/rambus-understanding-memorys-rowhammer-challenge.>
- [9] url<https://ieeexplore.ieee.org/document/9774703>, Mar. 2022.