

# DT01 v3

Sheet: Sensors




File: sensors.sch

Sheet: Power



File: power.sch

Sheet: LCD50



File: LCD50.sch

Sheet: USB



File: USB.sch

Sheet: DDR3



File: DDR3.sch

Sheet: Audio




File: Audio.sch

Sheet: Storage




File: Storage.sch

# Power




# Audio and HDMI

U20C  
xc7z020clg484




# USB Host and Device

Host USB 0




Device USB 1

For device only applications that do not use the ID signal the ID pin should be connected to VDD33.




# Sensors





## DDR3

Differential termination at end / first break  
This is the only P-to-N termination in ZC702 DDR3





DDR3L trace impedance:  
40ohm differential  
80ohm single



Terminations as described in UG933  
and shown in ZC702 schematic



RECOMMENDED: Fly-by and point-to-point routing is recommended for optimal memory performance




1066 Mb/s (533 MHz)  
Should be attainable by all  
speed grades of Zynq  
through the PS DDR interface  
This precludes use of internal Vref



DDR3_A0	M4	PS_DDR_A0_502
DDR3_A1	M5	PS_DDR_A1_502
DDR3_A2	K4	PS_DDR_A2_502
DDR3_A3	L4	PS_DDR_A3_502
DDR3_A4	K6	PS_DDR_A4_502
DDR3_A5	K5	PS_DDR_A5_502
DDR3_A6	J7	PS_DDR_A6_502
DDR3_A7	J6	PS_DDR_A7_502
DDR3_A8	H5	PS_DDR_A8_502
DDR3_A9	J5	PS_DDR_A9_502
DDR3_A10	G3	PS_DDR_A10_502
DDR3_A11	M5	PS_DDR_A11_502
DDR3_A12	H4	PS_DDR_A12_502
DDR3_A13	F4	PS_DDR_A13_502
DDR3_A14	G4	PS_DDR_A14_502
DDR3_BA0	L7	PS_DDR_BA0_502
DDR3_BA1	L6	PS_DDR_BA1_502
DDR3_BA2	M6	PS_DDR_BA2_502
DDR3_CAS#	P3	PS_DDR_CAS_B_502
DDR3_CKE	V3	PS_DDR_CKE_502
DDR3_CK_N	N5	PS_DDR_CKN_502
DDR3_CK_P	N4	PS_DDR_CKP_502
DDR3_CS#	P6	PS_DDR_CS_B_502
DDR3_DM0	H3	PS_DDR_DM0_502
DDR3_DM1	B1	PS_DDR_DM1_502
DDR3_DM2	P1	PS_DDR_DM2_502
DDR3_DM3	AA1	PS_DDR_DM3_502
DDR3_DQ7	D2	PS_DDR_DQ0_502
DDR3_DQ0	C3	PS_DDR_DQ1_502
DDR3_DQ2	B2	PS_DDR_DQ2_502
DDR3_DQ6	D3	PS_DDR_DQ3_502
DDR3_DQ4	E1	PS_DDR_DQ4_502
DDR3_DQ5	E4	PS_DDR_DQ5_502
DDR3_DQ1	F2	PS_DDR_DQ6_502
DDR3_DQ3	F1	PS_DDR_DQ7_502
DDR3_DQ13	G2	PS_DDR_DQ8_502
DDR3_DQ15	G1	PS_DDR_DQ9_502
DDR3_DQ9	L1	PS_DDR_DQ10_502
DDR3_DQ10	L2	PS_DDR_DQ11_502
DDR3_DQ8	L3	PS_DDR_DQ12_502
DDR3_DQ12	K1	PS_DDR_DQ13_502
DDR3_DQ11	J1	PS_DDR_DQ14_502
DDR3_DQ14	K3	PS_DDR_DQ15_502
DDR3_DQ18	M1	PS_DDR_DQ16_502
DDR3_DQ16	T3	PS_DDR_DQ17_502
DDR3_DQ22	N3	PS_DDR_DQ18_502
DDR3_DQ17	T1	PS_DDR_DQ19_502
DDR3_DQ23	R3	PS_DDR_DQ20_502
DDR3_DQ19	T2	PS_DDR_DQ21_502
DDR3_DQ20	M2	PS_DDR_DQ22_502
DDR3_DQ21	R1	PS_DDR_DQ23_502
DDR3_DQ24	AA3	PS_DDR_DQ24_502
DDR3_DQ29	UA1	PS_DDR_DQ25_502
DDR3_DQ28	AA1	PS_DDR_DQ26_502
DDR3_DQ31	U2	PS_DDR_DQ27_502
DDR3_DQ27	W1	PS_DDR_DQ28_502
DDR3_DQ26	W3	PS_DDR_DQ29_502
DDR3_DQ30	Y3	PS_DDR_DQ30_502
DDR3_DQ25	Y1	PS_DDR_DQ31_502
DDR3_DQ50_N	D2	PS_DDR_DQ5_N0_502
DDR3_DQ51_N	P2	PS_DDR_DQ5_N1_502
DDR3_DQ52_N	J2	PS_DDR_DQ5_N2_502
DDR3_DQ53_N	W2	PS_DDR_DQ5_N3_502
DDR3_DQ50_P	C2	PS_DDR_DQ5_P0_502
DDR3_DQ51_P	H2	PS_DDR_DQ5_P1_502
DDR3_DQ52_P	N2	PS_DDR_DQ5_P2_502
DDR3_DQ53_P	F2	PS_DDR_DQ5_P3_502
DDR3_DRST#	V3	PS_DDR_DRST_B_502
DDR3_ODT	P5	PS_DDR_ODT_502
DDR3_RAS#	R5	PS_DDR_RAS_B_502
	H7	PS_DDR_VREF0_502
	M7	PS_DDR_VREF1_502
	P7	PS_DDR_VRN_502
	R7	PS_DDR_VRP_502
DDR3_WE#	N4	PS_DDR_WE_B_502
	E2	VCCO_DDR_502[9]

U20H  
xc7z02

# LCD and Status LEDs



# Non-volatile memory

