


# **Kernel Optimization**

Introduction to Vitis





#### Goal




- Understand C/C++/OpenCL kernel development methodology
- Understand how to optimize kernels
  - Interface Optimizations
  - Unrolling and Pipelining logic
  - Memory optimizations





### Methodology for Developing C/C++ Kernels


- Key kernel requirements for optimal performance
  - Throughput goal
  - Latency goal
  - Datapath width
  - Number of engines
  - Interface bandwidth







### **Optimizing Kernel Computation**







## **Kernel optimizations**

Array partitioning technique **Using Burst Data Transfers** 1. Interface Optimization Using Full AXI Data Width Coding Data Parallelism Loop Parallelism – Unrolling Loops; 2. Optimizing Computational **Pipelining Loops** Parallelism Task Parallelism – DATAFLOW Macro Operations **Data Width** 3. Optimizing Compute Units **Using Optimized Libraries Fixed-Point Arithmetic** Array partitioning 4. Optimizing Memory




Architecture



#### **Interface Optimization – Kernel Trace**

- Most relevant fields:
  - Burst Length:
    - Describes how any packets are sent
  - **Burst Size:** 
    - Describes the number of bytes



Small burst lengths (as well as burst sizes) are good opportunities to optimize interface performance





#### **Interface Optimization – Using Burst Transfers**

- Accessing the global memory bank interface from the kernel has a large latency
- Global memory transfer should be done in bursts
- Pipelining is recommended for burst transfer





#### Interface Optimization – Using Full AXI Data Width

```
void cnn(int *pixel, // Input pixel
                                                  Native Data
         int *weights, // Input weight matrix
                                                     Types
        int *out,  // Output pixel
                      // Other input or output ports
#pragma HLS interface m_axi port=pixel offset=slave bundle=gmem
#pragma HLS interface m axi port=weights offset=slave bundle=gmem
#pragma HLS interface m axi port=out offset=slave bundle=gmem
void cnn(ap uint<512> *pixel, // Input pixel
                                                 Arbitrary Data
         int *weights, // Input weight matrix
                                                     Types
        ap uint<512> *out, // Output pixel
                             // Other input or output ports
#pragma HLS interface m_axi port=pixel offset=slave bundle=gmem
#pragma HLS interface m axi port=weights offset=slave bundle=gmem
#pragma HLS interface m axi port=out offset=slave bundle=gmem
```

- Datapath width from kernel to memory controller is 512 bits
- For maximum throughput, the full 512 bits should be used
- The kernel code should be modified to take advantage of the full bit width





#### Interface Bandwidth Optimization – Number of Ports

- Interfaces impact kernel performance
- ▶ By default, Vitis tool creates a single AXI\_M port per kernel
  - All arguments pass through this interface
  - Different I/O processes will have to access the AXI\_M port sequentially

gmem gmem1


Single AXI port Multiple AXI ports

Use the "bundle" property on the INTERFACE pragma to create and name AXI\_M ports





#### Optimizing Computational Parallelism – Unroll Loops




Unroll forces the parallel execution of the instructions in the loop





### **Optimizing Computational Parallelism – Loop PIPELINE**



The number of cycles it takes to start the next iteration of a loop is called the **initiation interval (II)** of the pipelined loop






#### Optimizing Computational Parallelism – Function PIPELINE

```
void F (int A[2],int Z[2]) {
    add: for (i=1;i=<2;i++) {
        # PRAGMA HLS PIPELINE
        Z[i] = A[i] + 10;
        }
    }
}

Loop Pipelining</pre>
void F (int A[2],int Z[2]) {
    # PRAGMA HLS PIPELINE
    add: for (i=1;i=<2;i++) {
        Z[i] = A[i] + 10;
        }
    }
}


Function Pipelining
```







#### **Task Parallelism - DATAFLOW**








#### **Array Partitioning for Smaller Block RAMs**

- Array partitioning can improve performance
- Partition of very big arrays are often a disaster!
  - For multi-dimensional arrays consider applying dimension-based partitioning







## Thank You

