RTL Kernel Wizard




Dfsdfsdf\asdf\asdkfja;ksdljf.ljsda flkjas asdkfjal;sdjkf alk aksdjf;lakjsd flkjs aladsj fksdj flkjas dlkfj alksdjf lksja lkdjf lkfja lds CATHJASHKJDHAS KDHa ajhdkajhs





Integration of RTL Kernels into the Vitis

- ▶ RTL kernels can give higher performance & QoR than HLS kernels
 - Hardware design expertise and Vivado Design Suite knowledge required
- Vivado RTL Kernel Wizard can be used for packaging to Xilinx object file (.xo)
- ▶ IPI packaging define interface names and types
 - Kernel metadata defines the callable software "function" definition of the RTL kernel




XO files can be organized into libraries for reuse, and a heterogeneous mix of kernel XOs can be used to construct complex applications





RTL Kernel: Hardware Requirements

- Clock and reset
- AXI-Lite slave interface
- ► AXI4 memory-mapped master interface(s)
- AXI streaming interface(s)







RTL Kernel Interface Requirements - Clock and Reset

Primary clock and reset

| ap_clk | Rising edge | Clocks the AXI interfaces of the kernel. |
|----------|-------------|--|
| ap_rst_n | Active low | Synchronous in the <i>ap_clk</i> domain. |

Optional secondary clock and reset

| ap_clk_2 | | Independent from the primary clock. Useful if the kernel clock needs to run at a faster/slower rate than the AXI4 interface. When designing with multiple clocks, proper clock domain crossing techniques must be used to ensure data integrity across all clock frequency scenarios. |
|------------|------------|---|
| ap_rst_n_2 | Active low | Synchronous in the ap_clk_2 domain |






RTL Kernel Interface Requirements – AXI-Lite Slave

RTL kernel must have one (and only one)
 AXI-Lite slave interface

- Kernel control interface
- Use by the host application to
 - Start kernel execution
 - Monitor status
 - Write kernel scalar arguments
 - Write base address in global memory of pointer arguments



RTL Kernel





AXI-Lite Interface – Control and Status Register

The kernel control and status register is at 0x00 in the register file

| Bit | Name | Description |
|------|----------|--|
| 0 | ap_start | The kernel should start processing data when this bit is set. |
| 1 | ap_done | The kernel should start asserting this signal when the processing is done. This bit cleared on read. |
| 2 | ap_idle | The kernel should assert this signal when it is not processing any data. The transition from low to high should occur synchronously with assertion of done signal. |
| 31:3 | Reserved | Reserved. |






RTL Interface Requirements – AXI4 MM Master

- ▶ 1 to 16 AXI4 memory-mapped master interfaces to read and write data from global memory
- Base address of data in global memory is provided by the host application through the AXI-Lite slave interface
- All AXI4 master interfaces must have 64-bit addresses
- Global memory management using the AXI4 master ports should be based on the performance and bandwidth requirements of the design
 - One master interface per required DDR channel is recommended





AXI4 MM Master – Data and Base Address Example







RTL Kernel: Software Requirements (1)

```
void func(
   int length,
   int *a,
   int *b,
   int *output);
AXI Lite:
Scalar inputs

AXI

m00_axi +
m01_axi +
Master/Stream
Port(s)
```

- Vitis associates specific C function argument types (host code) with specific hardware port types (RTL kernel)
- ▶ AXI-Lite slave port for *scalar* arguments
- Control data can share this interface
- AXI memory-mapped master or AXI Stream port can be used for pointer/array arguments





RTL Interface Requirements – AXI-Stream Interfaces

- ▶ 1 to 32 AXI-Stream interfaces are available
- Supports the direct streaming of data from host to kernel and kernel to host without the need to migrate data through global memory as an intermediate step
- Streaming interface could be a master or slave interface
 - Master is write only; only host can retrieve data from it
 - Slave is read only; only host can send data to it
- Interface width is limited to 1 to 64 bytes in powers of 2
- Uses the TDATA/TKEEP/TLAST signals of the AXI4-Stream protocol






RTL Kernel: Software Requirements (2)

Scalar arguments

- Inputs only
- Written to the kernel via AXI4-Lite interface

Pointer arguments

- Inputs or outputs
- Kernel is responsible for accessing the data through the AXI4 master interface
- Base address of the memory is passed via the AXI4-Lite interface
- Kernel is started and polled for completion status via AXI4-Lite






RTL Kernel Wizard Flow Overview

- ▶ Provides an easy means of packaging an RTL IP into a Vitis platform kernel
- Creates a top-level RTL kernel wrapper that contains
 - AXI-Lite interface module, including control logic and register file
 - Example kernel IP module to be replaced with the actual RTL IP design
 - One or more AXI-master interfaces
- Creates a Vivado Design Suite project for the RTL kernel wrapper and generated files
- Also provides a simple test infrastructure for the wrapper IP
 - RTL test bench for the RTL kernel wrapper only
 - Sample host code to exercise the packaged RTL kernel





RTL Kernel Wizard Flow Overview









Invoking the RTL Kernel Wizard

RTL Kernel Wizard is invoked from the Vitis IDE GUI










RTL Kernel Wizard – General Settings


- Kernel name is used with function clCreateKernel in the host code to reference the kernel
- Kernel control interface determines the RTL kernel interface generated
- Number of clocks determines if the RTL IP includes a secondary clock
- 'Has reset' determines if global reset is created during kernel generation





RTL Kernel Wizard – Scalar Inputs

- Used to pass the control type of information to the kernels through the AXI4-Lite slave interface
- Scalar arguments cannot be read back from the host
- For each argument a corresponding control register is created to facilitate passing the argument from software to hardware
- Argument types affect the width of the control register in the generated Verilog module








RTL Kernel Wizard – Global Memory

- Specify the number of AXI master ports
- Assign arguments for each AXI master port
- Multiple arguments can share the same AXI master port
- Host provides the base address for each argument through the AXI-Lite interface during runtime








RTL Kernel Wizard – Streaming Interfaces

- Specifies the number of AXI4-Stream interfaces
- Specifies the direction of the interface
 - Master is write only; only host can retrieve data from it
 - Slave is read only; only host can send data to it








RTL Kernel Wizard – Summary

- Gives a summary of what was created from options selected in the previous stages
- Function prototype conveys what a kernel call would like if it was a C function
- Register map shows the relationship between host software ID, argument name, hardware register offset, type, and associated interface








Kernel Operation Modes

- ap_ctrl_hs
 - Kernel is sequentially executed. Asserts ap_start and waits for ap_done
 - Restart the kernel when it is done. Does not support pipeline
 - This is the mode supported by older version of the tools
- ap_ctrl_chain
 - Kernel is pipelined. Asserts ap_start and waits for ap_done. Use ap_continue to allow the kernel to continue
 - Recommended for pipeline kernel execution
- ap_ctrl_none
 - Kernel is free running. Starts as soon as design is out of reset and never stops running






Generated RTL Kernel Wrapper







Instantiating Your RTL IP into the Kernel Wrapper







Host Code Template

- Sample host code to exercise the example kernel (host_example.cpp)
- Performs the following tasks
 - FPGA accelerator platform setup
 - Execution of accelerator
 - Post processing / FPGA accelerator cleanup
- Can be reused and adapted to exercise the custom RTL kernel

```
la host_example.cpp 

□ Nost_example.cpp □ Nost_ex
🛂 Explorer 🛭
                                                                                                                                      test_rtl_system
                                                                                                                                                                                         % test rtl
test rtl system[xilinx u200 xdma 201830 2]
                                                                                                                                                                cl uint* h B output = (cl uint*)aligned alloc(MEM ALIGN
                                                                                                                                           85
                                                                                                                                                               cl mem d B;
                                                                                                                                                                                                                                                                // device memory us
 test rtl[x86 0]
   ▶ ⋒ Includes
                                                                                                                                           87
                                                                                                                                                                cl uint* h Res output = (cl uint*)aligned alloc(MEM ALI
    ▶ 📂 ide
                                                                                                                                           88
                                                                                                                                                                cl mem d Res:
                                                                                                                                                                                                                                                                     // device memory
                                                                                                                                           89
   ▶ ≈ Emulation-HW
                                                                                                                                           90
                                                                                                                                                                if (argc != 2) {
   ▶ ⊯ Emulation-SW
                                                                                                                                           91
                                                                                                                                                                          printf("Usage: %s xclbin\n", argv[0]);
                                                                                                                                           92
                                                                                                                                                                           return EXIT FAILURE;
   ▶ ≅ Hardware
                                                                                                                                           93
   ▼
$STC
                                                                                                                                           94
       ▼⊯vitis rtl kernel
                                                                                                                                           95
                                                                                                                                                                // Fill our data sets with pattern
                                                                                                                                                               h data = (cl uint*)aligned alloc(MEM ALIGNMENT, MAX LENG
          ₹₩KVAdd
                                                                                                                                                                for(cl uint i = 0; i < MAX LENGTH; i++) {
                M host example.cpp
                                                                                                                                                                          h data[i] = i;
                                                                                                                                                                          h A output[i] = 0;
                                                                                                                                           99
                KVAdd.xo
                                                                                                                                                                          h B output[i] = 0;
                                                                                                                                         100

≪ test rtl.pri

                                                                                                                                         101
                                                                                                                                                                          h Res output[i] = 0;
                                                                                                                                         102

    ∆ test rtl system.sprj

                                                                                                                                         103
                                                                                                                                         104
                                                                                                                                         105
                                                                                                                                                                // Get all platforms and then select Xilinx platform
                                                                                                                                                               cl platform id platforms[16];
                                                                                                                                         106
                                                                                                                                                                                                                                                                // platform id
                                                                                                                                         107
                                                                                                                                                                cl uint platform count;
                                                                                                                                                               cl uint platform found = 0;
                                                                                                                                         108
                                                                                                                                         109
                                                                                                                                                               err = clGetPlatformIDs(16, platforms, &platform count);
□ □ □ □ □ √
                                                                                                                                         110
                                                                                                                                                                if (err != CL SUCCESS) {
                                                                                                                                                                          printf("Error: Failed to find an OpenCL platform!\n
                                                                                                                                         111
test_rtl_system [System]
                                                                                                                                         112
                                                                                                                                                                          printf("Test failed\n");


▼ test rtl [OpenCL]

                                                                                                                                         113
                                                                                                                                                                           return EXIT FAILURE;
```





Generated RTL Kernel Example Block







Thank You

