
Beat 32



Inputs: load here is initialized at 10 instead of 3,125,000 for the rake of testing.

Expect: The loop to decrement 10 times before outputting high. Should be high immediately often result as well since done == 1 when the state is all Oc, otherwise it results

Blinker.



N.B. This output concatenated \{\in, out\} for the purpose of analysic.

The actual veriley module only outputs one "out" bit.

Timer. V

```
// Code your testbench here
// or browse Examples
                                                                                                               module timer (
                                                                                 SV/Verilog Testbench
                                                                                                                  input clk,
input rst,
input wire [3:0] load_value,
         module timer_tb ();
           reg clk;
        reg clk;
reg rst;
reg[3:0] load_value;
reg count_en;
reg fast;
wire q;
timer #() DUT(.clk(clk), .rst(rst), .load_value(load_value),
.count_en(count_en), .fast(fast), .q(q));
                                                                                                                  input wire count_en,
input wire fast,
                                                                                                                 output wire a
                                                                                                                 reg [8:0] counter;
                                                                                                                 always @(*) begin
  if (fast) begin
  if(load_value[0] == 1) begin
    counter = 9'd4;
     13
14
15
             initial
forever begin
#5 clk = 1;
                                                                      Clock cycle: #10

    Log

   Load Value: 0001, Fast: 1, count_en: 1, OUT: 0
    The output has gone to 0 •
    The output has gone to 0 4
                                      Y displays at #10 each = Y8 Sec
    The output has gone to 0
    The output has gone to 1 .
    The output has gone to \ensuremath{\text{0}}
1 Load Value: 1000, Fast: 1, count_en: 1, OUT: 0
   The output has gone to 0
                                 : 4 displays at #80 each = I sec
    The output has gone to 0
    The output has gone to 0
    The output has gone to 1
    The output has gone to 0
   Load Value: 0001, Fast: 0, count_en: 1, OUT: 0
   The output has gone to 0
The output has gone to 0
The output has gone to 1
The output has gone to 1
    The output has gone to 0
Load Value: 1000, Fast: 0, count_en: 1, OUT: 0
   The output has gone to 0 _{
m f}
   The output has gone to 0: 4 displays of #611 each - 8 sec
   The output has gone to 0
```

Input: load_value: shifted number for speed fast: on faster instantiation or slower counten: simulating on from best 32.

Expect: (Petails in code comments). We have a full cycle clock of #10.9% manipulated the write before each display for each test to output I in from displays. Therefore the write were:

Test 1: 32/8 at #10 < fast of fast Test 3: 32/1 at #10×8 < fast fast

Test 2: 32/1 at #10×9 < showst fast

Test 4: 32/1 at #10×8 < showst fast

Test 4: 32/1 at #10×8 < showst fast

Test 4: 32/1 at #10×8 < showst fast

Shifter. V

