

Beat 32

The screenshot displays a Verilog IDE with three main windows: Scope, Objects, and beat32_tb.v. The Scope window shows the design hierarchy. The Objects window shows the current state of the testbench variables: clk (1), reset (0), load (00000a), and done (0). The beat32_tb.v window shows the testbench code, which initializes the load register to 10 and the clock to 1. The Tcd Console window shows the simulation output, which includes the load value, reset events, and the output of the beat32 module. Handwritten red annotations highlight the 'Reset' event and the '10 steps in between' between the reset and the output change.

```
module beat32_tb ();
    reg clk, reset;
    reg [21:0] load;
    wire done;

    // Initiate beat module
    beat32 #() DUT(.clk(clk), .rst(reset), .load(load), .done(done)

    // Initiate clock. Set to 10 unit intervals for testing purposes
    initial
    forever begin
        #5 clk = 1;
        #5 clk = 0;
    end
end
```

Tcd Console Output:

```
Load value: 10
Reset at Zero, done should be high next: done x
Reset at One, Load is set: done 1
2: Reset back at zero: done 0
3: The output has gone to 0
4: The output has gone to 0
5: The output has gone to 0
6: The output has gone to 0
7: The output has gone to 0
8: The output has gone to 0
9: The output has gone to 0
10: The output has gone to 0
11: The output has gone to 1
12: The output has gone to 0
```

Handwritten red annotations:

- Reset
- 10 steps in between

Inputs: load here is initialized at 10 instead of 3,125,000 for the sake of testing.

Expect: The loop to decrement 10 times before outputting high. Should be high immediately after reset as well since done == 1 when the state is all 0s, otherwise it resets

Blinker.v



[2020-10-15 00:46:59 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

```

First Reset: out xx
Second Reset: out 10
Third Reset: out 10
Switch is 1, output is 01
Switch is 1, output is 10
Switch is 0, output is 10
Switch is 0, output is 10
** VVP Stop(0) **
** Flushing output streams.
** Current simulation time is 70 ticks.

```

no change

Switch is 1, output is 01
Switch is 1, output is 10

in out

Inputs: First have the module reset to default settings. Then set enabler (switch).

Expect: When enabler is on the output should show 2 different values, and flop after a cycle. With the enabler off, the module should hold state.

N.B. This output concatenated {in,out} for the purpose of analysis. The actual verilog module only outputs one "out" bit.

Timer.v

```

1 // Code your testbench here
2 // or browse Examples
3 module timer_tb ();
4   reg clk;
5   reg rst;
6   reg [3:0] load_value;
7   reg count_en;
8   reg fast;
9   wire q;
10  timer #0 DUT(.clk(clk), .rst(rst), .load_value(load_value),
11               .count_en(count_en), .fast(fast), .q(q));
12
13  initial
14    forever begin
15      #5 clk = 1;

```

```

1 module timer (
2   input clk,
3   input rst,
4   input wire [3:0] load_value,
5   input wire count_en,
6   input wire fast,
7   output wire q
8 );
9
10 reg [8:0] counter;
11
12 always @(*) begin
13   if (fast) begin
14     if (load_value[0] == 1) begin
15       counter = 9'd4;
16     end

```

Log
Share

Load Value: 0001, Fast: 1, count_en: 1, OUT: 0

The output has gone to 0

The output has gone to 0

The output has gone to 0

The output has gone to 1

The output has gone to 0

Load Value: 1000, Fast: 1, count_en: 1, OUT: 0

The output has gone to 0

The output has gone to 0

The output has gone to 0

The output has gone to 1

The output has gone to 0

Load Value: 0001, Fast: 0, count_en: 1, OUT: 0

The output has gone to 0

The output has gone to 0

The output has gone to 0

The output has gone to 1

The output has gone to 0

Load Value: 1000, Fast: 0, count_en: 1, OUT: 0

The output has gone to 0

The output has gone to 0

The output has gone to 0

The output has gone to 1

The output has gone to 0

clock cycle : #10

- 1) The output has gone to 0 : 4 displays at #10 each = 40 sec
- 2) The output has gone to 0 : 4 displays at #80 each = 320 sec
- 3) The output has gone to 0 : 4 displays at #80 each = 320 sec
- 4) The output has gone to 0 : 4 displays at #640 each = 2560 sec

Input: **load_value** : shifted number for speed
fast : on faster instantiation or slower
count_en : simulating on from test32.

Expect: (Details in code comments). We have a full cycle clock of #10. We manipulated the write before each display for each test to output 1 in four displays. Therefore the write were:

Test 1: $32/8$ at #10 ← fastest fast

Test 3: $32/1$ at #10×8 ← fastest slow

Test 2: $32/1$ at #10×8 ← slowest fast

Test 4: $32/(1/8)$ at #10×8×8 ← slowest slow

Shifter. ✓

Scope

Name	Design ...	Block T...
shift	shifter_tb	Verilog Mo
du	shifter	Verilog Mo
gbl	gbl	Verilog Mo

Objects

Name	Value	Data Ty...
shift_0		Logic
state	1	Array
out[3]	2	Array

shifter.v | **shifter_tb.v** | **Untitled 10**

Name | **Value**

shift_right	0
state[3:0]	1
out[3:0]	2

Tcd Console

```
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 7384.266 ; gain = 100.672 ; free physical = 84231 ; free virtual = 93709
# run 1000ns
Input is 0001, we are shifting 1 result is 0001
Input is 0010, we are shifting 1 result is 0001
Input is 0100, we are shifting 1 result is 0010
Input is 1000, we are shifting 1 result is 0100
Input is 1000, we are shifting 0 result is 1000
Input is 0100, we are shifting 0 result is 1000
Input is 0010, we are shifting 0 result is 0100
Input is 0001, we are shifting 0 result is 0010
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 7384.266 ; gain = 100.672 ; free physical = 84232 ; free virtual = 93710
```

Input: shift number, shift right (on ? shift right : shift left)

Expected: 1) 1 shifted right still = 1 2) 2 shifted right = 1

3) 4 shifted right = 2 4) 8 shifted right = 4

5) 8 shifted left still = 8 6) 4 shifted left = 8

7) 2 shifted left = 4 8) 1 shifted left = 2