

6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO CHART

									_								
	LSD				,	lex to	Inst	ruction	on Co	onver	sion						
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
	_				-			<u></u>		_		_	=				
0-	BRK	ORA (n,X)				ORA	ASL n		PHP	ORA #n	ASL			ORA	ASL	Ш	0-
1-	BPL n	ORA (n),Y				ORA n.X	ASL n,X		CLC	ORA nn, Y				ORA nn,X	ASL nn,X		1-
2-	JSR nn	AND (n,X)			BIT n	AND	ROL		PLP	AND #n	ROL		BIT	AND	ROL		2-
3-	BMI n	AND (n),Y				AND n,X	ROL n,X		SEC	AND nn,Y				AND nn,X	ROL nn,X		3-
4-	RTI	EOR (n,X)				EOR n	LSR		PHA	EOR #n	LSR A		JMP nn	EOR	LSR		4-
5-	BVC n	EOR (n).Y				EOR n,X	LSR n,X		CLI	EOR nn,Y				EOR nn,X	LSR nn,X		5-
6-	RTS	ADC (n,X)				ADC	ROR		PLA	ADC #n	ROR		JMP (nn)	ADC	ROR		6-
7-	BVS n	ADC (n),Y				ADC n,X	ROR n,X		SEI	ADC nn,Y				ADC nn,X	ROR nn,X		7-
8-		STA (n.X)			STY	STA	STX		DEY		TXA		STY	STA	STX		8-
9-	BCC	STA (n).Y			STY n.X	STA n,X	STX n,Y		TYA	STA nn,Y	TXS			STA nn,X			9-
A-	LDY #n	LDA (n,X)	LDX #n		LDY n	LDA n	LDX n		TAY	LDA #n	TAX		LDY	LDA	LDX		A-
B-	BCS	LDA (n),Y			LDY n,X	LDA n,X	LDX n,Y		CLV	LDA nn.Y	TSX		LDY nn,X	LDA nn,X	LDX nn, Y		B-
C-	CPY #n	CMP (n.X)			CPY n	CMP n	DEC		INY	CMP #n	DEX		CPY	CMP nn	DEC		C-
D-	BNE	CMP (n).Y				CMP n,X	DEC n,X		CLD	CMP nn,Y				CMP nn,X	DEC nn.X		D-
E-	CPX #n	SBC (n,X)			CPX .n	SBC	INC		INX	SBC #n	NOP		CPX	SBC	INC nn		E-
	BEO	CBC				CRC	INIC		CED	CDC				SRC	INC		_ :

Addressing Modes

Note: Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus, in hex, JMP \$1234 is: 4C 34 12

FORM	ADDRESSING	DESCRIPTION
nn	Absolute	Location nn holds data.
nn,X	Absolute X	Location nn+X holds data.
nn,Y	Absolute Y	Location nn+Y holds data.
Α	Accumulator	Accumulator holds data.
#n	Immediate	n is data.
(n,X)	Ind X	Location n+X and next of page 0 hold address of data.*,**
(n), Y	Ind Y	Address of data is Y + address held by location n and next of page 0.
(nn)	Indirect	Location nn and next hold adddress to jump to.**
n	Relative	Address to jump to is n + address of next instruction, with n treated as a signed number.
n	Zero Page	Location n of page 0 holds data.
n,X	Zero Page X	Location n+X of page 0 holds data.
n,Y	Zero Page Y	Location n+Y of page 0 holds data.

*n+X is computed discarding any carry
**2 bytes must not cross page boundary.

				He	ex a	ind	De	cin	nal	Co	nve	rsic	on				
	LSI	$D \rightarrow$															
٠.	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
1	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	1
2	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	2
3	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	3
4	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	4
5	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	5
6	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	6
7	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	7
8	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	8
9	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	9
A	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	A
В	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	В
C	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	c
D	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	0
E	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	E
F	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	F
	0	1	2	3	4	5	6	7	8	9	Δ	R	C	D	F	F	

ASCII Character Set

	MSD	0	1	2	3	4	5	6	7
LSI		000	001	010	011	100	101	110	111
0	0000	NUL	DLE	SP	0	@	P	•	р
1	0001	SOH	DC1	!	1	Α	Q	a	q
2	0010	STX	DC2	"	2	2 B		b	r
3	0011	ETX	DC3	#	3	C	S	С	S
4	0100	EOT	DC4	\$	4	D	Т	d	t
5	0101	ENQ	NAK	%	5	E	U	е	u
6	0110	ACK	SYN	&	6	F	V	f	V
7	0111	BEL	ETB '		7	G	W	g	w
8	1000	BS	CAN	(8	8 H		h	X
9	1001	HT	EM)	9	1	Y	i	у
Α	1010	LF	SUB	*	:	J	Z	j	Z
В	1011	VT	ESC	+	;	K]	k	1
C	1100	FF	FS	,	<	L	1	1	1
D	1101	CR	GS	-	=	М]	m	}
Ε	1110	so	RS		>	N	1	n	~
F	1111	SI	US	1	?	0	-	0	DEL
	0 1 2 3 4 5 6 7 8 9 A B C D E	USD 0 0000 1 0001 1 0001 2 0010 3 0011 4 0100 5 5 0101 6 0110 7 0111 8 1000 9 1001 A 1010 B 1011 C 1100 D 1101 E 1110	USD 000 000 NUL 1 0001 SOH 2 0010 STX 3 0011 ETX 4 0100 EOT 5 0101 ENQ 6 0110 ACK 7 0111 BEL 8 1000 BS 9 1001 HT A 1010 LF B 1011 VT C 1100 FF D 1101 CR E 1110 SO	LSD 000 001 0 0000 NUL DLE 1 0001 SOH DC1 2 0010 STX DC2 3 0011 ETX DC3 4 0100 EOT DC4 5 0101 ENQ NAK 6 0110 ACK SYN 7 0111 BEL ETB 8 1000 BS CAN 9 1001 HT EM A 1010 LF SUB B 1011 VT ESC C 1100 FF FS E 1110 CR GS E 1110 SO RS	ST ST ST ST ST ST ST ST	ST ST ST ST ST ST ST ST	ST ST ST ST ST ST ST ST	LSD	LSD

6502 Pins

Vss	d	1	5	40	b	RES
RDY		2		39		Ø2(OUT)
Ø1(OUT)		3		38		S.O.
IRQ		4		37		Ø0(IN)
NC		5		36		NC
NMI		6		35		NC
SYNC		7		34		R/W
Vcc		8		33	P	DB0
AB0		9		32		DB1
AB1		10		31		DB2
AB2		11		30		DB3
AB3		12		29	Þ	DB4
AB4		13		28	Þ	DB5
AB5		14		27		DB6
AB6		15		26	Þ	DB7
AB7		16		25		AB15
AB8		17		24	Þ	AB14
AB9		18		23	Þ	AB13
AB10		19		22	Þ	AB12
AB11		20		21	Þ	Vss

Memory Map

ZERO PAGE	0000 00FF
DATA & STACK	0100
OTAGA	01FF
	0200
RAM I/O ROM	
	FFF9
NMI VECTOR	FFFA&B
RESVECTOR	FFFC&D
IRQ VECTOR	FFFE&F

'In systems with < 512 bytes of RAM the hardware can ignore signal AB8, moving stack into page zero

Status Flags

MSB LSB
NV-BDIZC
N-nonative result
N=negative result
V=overflow
B=BRK instruction
D=decimal mode
I=IRQ disable
Z=zero result
C=carry=borrow

Note: above is true when flag = 1

Overflow normally signifies signed arithmetic result is out of range.

When D=1, only ADC and SBC use decimal (BCD) arithmetic.

Interrupts

IRQ is low level sensitive.

NMI is falling edge sensitive.

Reset sets I=1.

- Interrupts are processed by:

 1. Push PC of unexecuted instruction.
 - Push P.
 - Jump via appropriate vector

Effect on Flags

				- "		-		
	NV	-	В	D	1			
ADC	N۷	-	-	-	-	Z	C	1
AND	N -	-	-	-	-	Z		
ASL	N -	-	-	-	-	Z		_
BIT	NV	-	-	-	-	Z	-	2
BRK		-	1	-	1	-	-	
CLC		-	-	-	-	-	0	
CLD		-	-	0	-	-	-	
CLI		-	-	-	0	-	-	
CLV	- 0	-	-	-	-	-	-	
CMP	N -	-	-	-	-	Z		
CPX	N -	=	-	-	-	Z		
CPY	N -	-	-	-	-	Z	C	
DEC	N -		-	-	-	Z	-	
DEX	N -	-	-	-	-	Z	-	
DEY	N -	-	-	-	-	Z	-	
EOR	N -	-	-	-	-	Z	-	
INC	N -	-	-	-	-	Z	-	
INX	N -	-	-	-	-	Z	-	
INY	N -	-	-	-	-	Z	-	
LDA	N -	-	-	-	-	Z	-	
LDX	N -	-	-	-	-	Z	-	
LDY	N -	-	-	-	-	Z	-	
LSR	0 -		-	-	-	Z	C	
ORA	N -	-	-	-	-	Z	-	
PLA	N -	-	-	-	-	Z	-	
PLP	ΝV		B	D	1	Z	C	
ROL	N -		-	-	-	Z	C	
ROR	N -	-	-	-	-	Z		
RTI	ΝV		B	D	1	Z		_
SBC	NV	-	-	-	-	Z	C	3
SEC		-	-	-	-	-	1	
SED		-	-	1	-	-	-	
SEI		-	-	-	1	-	-	
TAX	N -	-	=	-	-	Z	-	
TAY	N -	-	-	-	_	Z	-	
TSX	N -	-	-	-	-	Z	-	
TXA	N -	-	-	-		Z	-	
TYA	N -	-	-	-	-	Z	-	
1) If	in de	cin	nal	m	10	de	7	

- 1) If in decimal mode Z flag is invalid.
- N = data bit 7 V = data bit 6 Z = AND result

 $\overline{3}$ $\overline{C} = borrow$

Note: unlisted instructions have no effect on flags

Miscellaneous

S points to next free byte of stack.

Stack push decrements S. In pushing PC, high byte is pushed first.

Pre 6/76 chips have no ROR instruction.

65XX is a totally software compatible family

This card is based on specifications from MOS Technology, Inc.

Registers

A	ACCUMULATOR	,

Y INDEX REG

X INDEX REG

PROGRAM COUNTER

S STACK PNTR

FLAGS

A. Y. X. S. P = 1 byte. Only PC is 2 bytes.

Unsigned Comparisons

example: CMP # n

A < n	BCC YES
A = n	BEQ YES
A > n	BCC NO BNE YES
A≥n	BCS YES
A≠n	BNE YES
A≼n	BCC YES BEQ YES

YES represents label for code to be executed if condition is true. For > & ≤, test requires both instructions.

Internally, A-n is computed to determine N,Z,C flags.

Abbreviations

- = number of Bytes = number of Cycles. also Carry. C
- 1 byte quantity nn = 2 byte quantity

IRQ = Interrupt ReQuest NMI = Non Maskable Interrupt RES = RESet

eXclusive OR (00>0 01>1 10>1 11>0)

A,P,S,X,Y,PC=see "Registers" N,V,B,D,I,Z,C = see "Status Flags" .#\$@%'(); = see "Assembler Symbols"



6502 (65XX)

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO

ON HOT SURFAC

COPYRIGHT © 1980 AND PUBLISHED BY MICRO LOGIC CORP.
POB 174. HACKENSACK, N.J. 07602
WORLD COPYRIGHT 1980
ALL RIGHTS RESERVED-PRINTED IN U.S. A

WHILE PREPARED WITH EXTREME CARE,
THERE ARE NO WARRANTIES EXPRESS
OR IMPLIED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

MIC AT LEWIS

INSTRUCTION SET

	INSTRUCTION	OP	C	В	DESCRIPTION	ADDRESSING		INSTRUCTION	OP	C	В	DESCRIPTION	ADDRESSING
	ADC #n ADC nn ADC n ADC (n,X) ADC (n),Y ADC n,X ADC nn,X ADC nn,X ADC nn,Y	69 6D 65 61 71 75 7D 79	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	Add with carry to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y		LDA #n LDA nn LDA n LDA (n,X) LDA (n),Y LDA n,X LDA nn,X LDA nn,Y	A9 AD A5 A1 B1 B5 BD B9	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	Load A Load A Load A Load A Load A Load A Load A Load A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y
А	AND #n AND nn AND n AND (n,X) AND (n),Y AND n,X AND nn,X AND nn,X	29 2D 25 21 31 35 3D 39	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	AND to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	L	LDX #n LDX nn LDX n LDX n,Y LDX n,Y LDY #n LDY #n LDY n	A2 AE A6 BE B6 A0 AC A4	2 4 3 4+ 4 2 4 3	2 3 2 3 2	Load X Load X Load X Load X Load X Load X Load Y Load Y Load Y	Immediate Absolute Zero Page Absolute Y Zero Page Y Immediate Absolute Zero Page
V.	ASL nn ASL n ASL A ASL n,X ASL nn,X	0E 06 0A 16 1E	6 5 2 6 7	3 2 1 2 3	Arithmetic shift left Arithmetic shift left Arithmetic shift left Arithmetic shift left Arithmetic shift left	Absolute Zero Page Accumulator Zero Page X Absolute X		LDY n,X LDY nn,X LSR nn LSR n LSR A	B4 BC 4E 46 4A 56	4 4+ 6 5 2 6	3 2 1 2	Load Y Load Y Logical shift right Logical shift right Logical shift right	Zero Page X Absolute X Absolute Zero Page Accumulator Zero Page X
В	BCC n BCS n BEQ n BNE n BMI n BPL n BVC n BVS n	90 B0 F0 D0 30 10 50 70	2+ 2+ 2+ 2+ 2+ 2+ 2+ 2+	2 2 2 2 2 2 2 2	Branch if carry clear (C=0) Branch if carry set (C=1) Branch if equal (Z=1) Branch if not equal (Z=0) Branch if minus (N=1) Branch if plus (N=0) Branch if ovfl clear (V=0) Branch if ovfl set (V=1)	Relative Relative Relative Relative Relative Relative Relative	N 0	LSR n,X LSR nn,X NOP ORA #n ORA nn ORA n ORA (n,X) ORA (n),Y	5E EA 09 0D 05 01 11	7 2 2 4 3 6 5+	3 1 2 3 2 2 2	Logical shift right Logical shift right No operation OR to A	Absolute X None Immediate Absolute Zero Page Ind X Ind Y
	BIT nn BIT n	2C 24	4 3	3 2	AND with A (A unchanged) AND with A (A unchanged)	Absolute Zero Page		ORA n,X ORA nn,X ORA nn,Y	15 1D 19	4 4+ 4+	2 3 3	OR to A OR to A OR to A	Zero Page X Absolute X Absolute Y
	BRK CLC CLD CLI	00 18 D8 58	7 2 2 2 2	1 1 1 1	Break (force interrupt) Clear carry Clear decimal mode Clear IRQ disable	None None None	Р	PHA PHP PLA PLP	48 08 68 28	3 3 4 4	1 1 1 1	Push A onto stack Push P onto stack Pull (pop) A from stack Pull (pop) P from stack	None None None None
С	CLV CMP #n CMP nn CMP n CMP (n,X) CMP (n),Y CMP n,X CMP nn,X	C9 CD C5 C1 D1 D5 DD	2 4 3 6 5+ 4 4+	1 2 3 2 2 2 2 3	Clear overflow Compare with A	None Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X	R	ROL nn ROL n ROL A ROL n,X ROL nn,X ROR nn ROR n ROR A	2E 26 2A 36 3E 6E 66 6A	6 5 2 6 7 6 5 2	3 2 1 2 3 2 1	Rotate left through carry Rotate right through carry Rotate right through carry Rotate right through carry	Absolute Zero Page Accumulator Zero Page X Absolute X Absolute Zero Page Accumulator
	CMP nn,Y CPX #n CPX nn CPX n	E0 EC E4	2 4 3	3 2 3 2	Compare with X Compare with X Compare with X Compare with X	Absolute Y Immediate Absolute Zero Page		ROR n,X ROR nn,X RTI RTS	76 7E 40 60	6 7 6 6	2 3 1 1	Rotate right through carry Rotate right through carry Return from interrupt Return from subroutine	Zero Page X Absolute X None None
	CPY #n CPY nn CPY n	C0 CC C4	2 4 3	2 3 2	Compare with Y Compare with Y Compare with Y	Immediate Absolute Zero Page		SBC #n SBC nn SBC n SBC (n,X)	E9 ED E5 E1	2 4 3 6 5+	2 3 2 2 2	Subtract with borrow from A Subtract with borrow from A Subtract with borrow from A Subtract with borrow from A Subtract with borrow from A	Immediate Absolute Zero Page Ind X Ind Y
D	DEC nn DEC n DEC n,X DEC nn,X	CE C6 D6 DE	6 5 6 7	3 2 2 3	Decrement by one Decrement by one Decrement by one Decrement by one	Absolute Zero Page Zero Page X Absolute X		SBC (n),Y SBC n,X SBC nn,X SBC nn,Y	F5 FD F9	4 4+ 4+	2 3 3	Subtract with borrow from A Subtract with borrow from A Subtract with borrow from A	Zero Page X Absolute X Absolute Y
	DĘX DEY	CA 88	2 2	1 1	Decrement X by one Decrement Y by one	None None		SEC SED SEI	38 F8 78	2 2 2	1 1 1	Set carry Set decimal mode Set IRQ disable	None None
Ε	EOR #n EOR nn EOR n EOR (n,X) EOR (n),Y EOR nn,X EOR nn,X	49 4D 45 41 51 55 5D 59	2 4 3 6 5+ 4 4+ 4+	2 3 2 2 2 3 3	XOR to A	Immediate Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y	S	STA nn STA n STA (n,X) STA (n),Y STA n,X STA nn,X	8D 85 81 91 95 9D 99	4 3 6 6 4 5 5	3 2 2 2 2 2 3 3	Store A Store A Store A Store A Store A Store A	Absolute Zero Page Ind X Ind Y Zero Page X Absolute X Absolute Y
	INC nn INC n INC n,X INC nn,X	EE E6 F6 FE	6 5 6	3 2 2 3	Increment by one Increment by one Increment by one Increment by one	Absolute Zero Page Zero Page X Absolute X		STX nn STX n STX n,Y STY nn STY n	8E 86 96 8C 84	4 3 4 4 3	3 2 2 3 2	Store X Store X Store X Store Y	Absolute Zero Page Zero Page Y Absolute Zero Page
	INX INY	E8 C8	2	1 1	Increment X by one Increment Y by one	None None		STY n,X TAX	94 AA	2	2	Store Y Transfer A to X	Zero Page X None None
J	JMP nn JMP (nn)	4C 6C	3	3	Jump to new location Jump to new location	Absolute Indirect	1	TAY TSX TXA TXS	A8 BA 8A 9A	2 2 2	1 1 1 1	Transfer A to Y Transfer S to X Transfer X to A Transfer X to S	None None None
	JSR nn	20	6	3	Jump to subroutine	Absolute		TYA	98	2	1	Transfer Y to A	None

Instruction Notes

ADC	A+DATA+C→A
BRK	Ignore I flag, Set B=1 Push return address+1 Push P Jump to IRQ vector
JSR	Push return address-1 Jump absolute
RTI	Pop P, Pop PC
RTS	Pop PC, Increment PC
SBC	A-DATA-C →A

Shift Instructions

	MSB	LSB
ASL	c +	—— 0
LSR	→ C 0→ [[[]]	
ROL	<u></u> c ← <u></u>	
ROR	→ C → 	

Added Cycle Time

A (+) in the (C) column for branch instructions means: Add 0 if branch not taken. Add 1 if taken within page. Add 2 if taken across pages.

A (+) in the (C) column for other instructions means: Add 1 if indexing across page boundary.

Assembler Symbols

- . Assembler directive
- # Immediate addressing
- \$ Hex number prefix
- @ Octal number prefix
- Binary number prefix ASCII character prefix
- () Indirect addressing; In col 1 for comment