## FPGAs in the cloud?

Julien Simon, Principal Evangelist, Al/ML @julsimon

Velocity Conference, NYC, 04/10/2017



## Agenda


- The case for non-CPU architectures
- What is an FPGA?
- Using FPGAs on AWS
- Demo: running an FPGA image on AWS
- FPGAs and Deep Learning
- Resources





## The case for non-CPU architectures





Source: Intel




## Powering AWS instances: Intel Xeon E7 v4


- 7.1 billion transistors
  - 456 mm<sup>2</sup> (0.7 square inch)
- General-purpose architecture
  - SISD with SIMD extension (AVX instruction set)
- Best single-core performance
- Low parallelism
  - 24 cores, 48 hyperthreads
  - Multi-threaded applications are hard to build
  - OS and librairies need to be thread-friendly
- Thermal envelope: 168W



## Case study: Clemenson University

## 1.1 million vCPUs for Natural Language Processing Optimized cost thanks to Spot Instances







## Moore's winter is (probably) coming

- « I guess I see Moore's Law dying here in the next decade or so, but
  - that's not surprising », Gordon Moore, 2015
- Technology limits: a Skylake transistor is around 100 atoms across
- New workloads require higher parallelism to achieve good performance
  - Genomics
  - Financial computing
  - Image and video processing
  - Deep Learning
- The age of the GPU has come



#### State of the art GPU: Nvidia V100

- 21.1 billion transistors
  - 815 mm<sup>2</sup> (1.36 square inch)
- Architecture optimized for floating point
  - SIMT (Single Instruction, Multiple Threads)
- Massive parallelism
  - 5120 CUDA cores, 640 Tensor cores
  - CUDA programming model
  - Large, high-bandwidth off-chip memory (DRAM)
- Thermal envelope: 250W



## GPUs are not optimal for some applications

- Power consumption and efficiency (TOPS/Watt)
- Strict latency requirements
- Other requirements
  - Custom data types, irregular parallelism, divergence

- Building your own ASIC may solve this, but:
  - It's a huge, costly and risky effort
  - ASICs can't be reconfigured
- Time for an FPGA renaissance?





## What's an FPGA?




#### The FPGA

- First commercial product by Xilink in 1985
- Field Programmable Gate Array
- Not a CPU (although you could build one with it)
- « Lego » hardware: logic cells, lookup tables, DSP, I/O
- Small amount of very fast on-chip memory
- Build custom logic to accelerate your SW application




#### FGPA architecture



## Developing FPGA applications

- Languages
  - VHDL, Verilog
  - OpenCL (C++)
- Software tools
  - Design
  - Simulation
  - Synthesis
  - Routing
- Hardware tools
  - Evaluation boards
  - Prototypes









## Using FPGAs on AWS



#### Amazon EC2 F1 Instances

Model	FPGAs	vCPU	Mem (GiB)	SSD Storage (GB)	Ne For F1.16xlarge instances, the dedicated PCI-e fabric lets the FPGAs  Per share the same memory space and communicate with each other across the fabric at up to 12 GBps in each direction. The FPGAs within the
f1.2xlarge	1	8	122	470	F1.16xlarge share access to a 400 Gbps bidirectional ring for low-latency, high bandwidth communication.
f1.16xlarge	8	64	976	4 x 940	20 Gigabit

- Up to 8 XIIInx UltraScale Plus VU9P FPGAs
- Each FPGA includes
  - Local 64 GB DDR4 ECC protected memory
  - Dedicated PCle x16 connections
  - Up to 400Gbps bidirectional ring connection for high-speed streaming
  - Approximately 2.5 million logic elements, and approximately 6,800 DSP engines



# The FPGA Developer Amazon Machine Image (AMI) \* Xilinx SDx 2017.1

- Free license for F1 FPGA development
- Supports VHDL, Verilog, OpenCL

#### AWS FPGA SDK


- Amazon FPGA Image (AFI) Management Tools
- Linux drivers
- Command line

#### AWS FPGA HDK

- Design files and scripts required to build an AFI
- Shell: platform logic to handle external peripherals, PCIe, DRAM, and interrupts
- Run simulation, design, etc. on a C4 to save money!



## FPGA Acceleration Using F1 instances





## Case study: Edico Genome




#### **Highly Efficient**



- Algorithms Implemented in Hardware
- Gate-Level Circuit Design
- No Instruction Set Overhead



#### **Massively Parallel**



- Massively Parallel Circuits
- Multiple Compute Engines
- Rapid FPGA Reconfigurability

Speeds Analysis of Whole Human Genomes from Hours to Minutes
Unprecedented Low Cost for Compute and Compressed Storage



## Case study: NGCodec



- Provider of UHD video compression technology
- Up to 50x faster vs. software H.265
- Higher quality video than x265 'veryslow' preset
  - Same bit rate
  - 60+ frames per second
- Lower latency between live stream and end viewing
- Optimized cost





Demo: OpenCL on F1 instance



## Building the OpenCL application

```
cd aws-fpga
source sdk setup.sh
source hdk setup.sh
source sdaccel setup.sh
source $XILINX SDX/settings64.sh
cd $SDACCEL DIR/examples/xilinx/getting started/host/helloworld ocl/
make clean
make check TARGETS=sw emu DEVICES=$AWS PLATFORM all
make check TARGETS=hw emu DEVICES=$AWS PLATFORM all
make check TARGETS=hw DEVICES=$AWS PLATFORM all
Creating Vivado project and starting FPGA synthesis
INFO: [XOCC 60-586] Created xclbin/vector addition.hw.xilinx aws-vu9p-f1 4ddr-xpr-2pr 4 0.xclbin
$(SDACCEL DIR)/tools/create sdaccel afi.sh -xclbin=xclbin/vector addition.hw.xilinx aws-vu9p-f1 4ddr-
xpr-2pr 4 0.xclbin -o=vector addition.hw.xilinx aws-vu9p-f1 4ddr-xpr-2pr 4 0 -s3 bucket=jsimon-fpqa
-s3 \log \overline{k} = \log s - s3 dcp ke \overline{y} = dcp
Generated manifest file '17 10 02-163912 manifest.txt'
upload: ./17 10 02-163912 Developer SDAccel Kernel.tar to s3://jsimon-fpga/dcp/17 10 02-
163912 Developer SDAccel Kernel.tarT7 10 02-163912 agfi id.txt
```



## Building the AFI



## Loading the AFI and running the OpenCL application

```
aws ec2 describe-fpga-images --fpga-image-id afi-056fb17ddb8cedf37
     "FpgaImages": [{
      "UpdateTime": "2017-10-02T16:39:17.000Z",
      "Name": "xclbin/vector addition.hw.xilinx aws-vu9p-f1 4ddr-xpr-2pr 4 0.xclbin",
"FpgaImageGlobalId": "agfi-03a8031774fc4773f",
      "Public": false,
      "State": { "Code": "ready"},
      "OwnerId": "6XXXXXXXXXXXXX",
      "FpgaImageId": "afi-056fb17ddb8cedf37",
      "CreateTime": "2017-10-02T16:39:17.000Z",
      "Description": "xclbin/vector addition.hw.xilinx aws-vu9p-f1 4ddr-xpr-2pr 4 0.xclbin"
                                                                                                        } ]
sudo fpga-load-local-image -S 0 -I agfi-03a8031774fc4773f
sudo fpga-describe-local-image -S 0
sudo sh
source /opt/Xilinx/SDx/2017.1.rte/setup.sh
./helloworld
sudo fpga-clear-local-image -S 0
```





## FPGAs and Deep Learning



#### A chink in the GPU armor?

- GPUs are great for training, but what about inference?
- Throughput and latency: pick one?
  - Using batches increases latency
  - Using single samples degrades throughput
- Power and memory requirements
  - Floating-point operations are power-hungry
  - Floating-point weights need more DRAM, which is power-hungry too
- Neural networks can be implemented on FPGA





© HBO



## Using custom logic to Multiply and Accumulate

Source: « FPGA Implementations of Neural Networks », Springer, 2006







## Optimizing Deep Learning models for FPGAs

- Quantization: using integer weights
  - 8/4/2-bit integers instead of 32-bit floats
  - Reduces power consumption
  - Simplifies the logic needed to implement the model
  - Reduces memory usage
- Pruning: removing useless connections
  - Increases computation speed
  - Reduces memory usage
- Compression: encoding weights
  - Reduces model size

On-chip SRAM becomes a viable option

→ More powereffcient than DRAM

→ Faster than off-chip DRAM



#### Published results

#### [Han, 2016] Optimizing CNNs on CPU and GPU

- AlexNet 35x smaller, VGG-16 49x smaller
- 3x to 4x speedup, 3x to 7x more energy-efficient
- No loss of accuracy

#### [Han, 2017] Optimizing LSTM on Xilinx FPGA

- FPGA vs CPU: 43x faster, 40x more energy-efficient
- FPGA vs GPU: 3x faster, 11.5x more energy-efficient

#### [Nurvitadhi, 2017] Optimizing CNNs on Intel FPGA

- FPGA vs GPU: 60% faster, 2.3x more energy-efficient
- <1% loss of accuracy</p>



## Nvidia Hardware for Deep Learning

- Open architecture for DL inference accelerators on IoT devices
  - Convolution Core optimized high-performance convolution engine
  - Single Data Processor single-point lookup engine for activation functions
  - Planar Data Processor planar averaging engine for pooling
  - Channel Data Processor multi-channel averaging engine for normalization functions
  - Dedicated Memory and Data Reshape Engines memory-to-memory transformation acceleration for tensor reshape and copy operations.
- Verilog model + test suite
- F1 instances are supported



#### Conclusion

- CPU, GPU, FPGA: the battle rages on
- As always, pick the right tool for the job
  - Application requirements: performance, power, cost, etc.
  - Time to market
  - Skills
  - The AWS marketplace: the solution may be just a few clicks away!
- AWS offers you many options, please explore them and give us feedback



#### Resources

https://aws.amazon.com/ec2/instance-types/f1

https://aws.amazon.com/ec2/instance-types/f1/partners/

https://github.com/aws/aws-fpga

[Han, 2016] « Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding » <a href="https://arxiv.org/abs/1510.00149">https://arxiv.org/abs/1510.00149</a>

[Han, 2017] « ESE: Efficient Speech Recognition Engine with Sparse LSTM on FPGA », Best Paper at FPGA'17

https://arxiv.org/abs/1612.00694

« Deep Learning Tutorial and Recent Trends », FPGA'17
<a href="http://isfpga.org/slides/D1\_S1\_Tutorial.pdf">http://isfpga.org/slides/D1\_S1\_Tutorial.pdf</a>

[Nurvitadhi, 2017] « Can FPGAs Beat GPUs in Accelerating Next-Generation Deep Neural Networks? », FPGA'17 http://jaewoong.org/pubs/fpga17-next-generation-dnns.pdf



## Thank you!

http://aws.amazon.com/evangelists/julien-simon@julsimon

