


IECA

Embedded Computer Architecture

Lesson 5: Assembly programming




Version: 29-10-2015, Henning Hargaard

Mega32 CPU and the machine codes

Instructions are binary codes (all 0's and 1's)!

The ALU does the calculations.

The status register changes while executing some instructions.



Mega32 Working Registers

Addr.

\$00

901

\$02

\$0D

SOE

\$0F

 \mathbf{o}

General Purpose Working Registers

-ap-:	
R0	
R1	- 3
R2	***
1848	
R13	3
R14	- 3
R15	- 3
R16	
B17	
1616	
R26	- 1
R27	- 3
Fl28	- 3
R29	3
R30	7
R31	4

7

Also called:
"General Purpose
Registre"

\$10
\$11

\$1A X-register Low Byte
\$1B X-register High Byte
\$1C Y-register Low Byte
\$1D Y-register High Byte
\$1E Z-register Low Byte
\$1F Z-register High Byte



Instruction Groups

- Arithmetic and logical
- Branch
- Data transfer
- Bit- and bit test

LDI (Load Immediate)

Description:

Loads an 8 bit constant directly to register 16 to 31.

Operation:

(i) $Rd \leftarrow K$

Syntax:

LDI Rd,K

Operands:

 $16 \le d \le 31, \ 0 \le K \le 255$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

1110	KKKK	dddd	KKKK

Example:

(i)

clr r31

; Clear Z high byte

ldi r30,\$F0

; Set Z low byte to \$F0

1pm

; Load constant from Program

; memory pointed to by Z

CLR (Clear register)

Description:

Clears a register. This instruction performs an Exclusive OR between a register and itself. This will clear all bits in the register.

Operation:

(i) $Rd \leftarrow Rd \oplus Rd$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode: (see EOR Rd,Rd)

0010	01dd	dddd	dddd

Example:

clr r18 ; clear r18
loop: inc r18 ; increase r18
...
cpi r18,\$50 ; Compare r18 to \$50
brne loop

SER (Set all bits in register)

Description:

Loads \$FF directly to register Rd.

Operation:

(i) Rd ← \$FF

Syntax: SER Rd Operands:

 $16 \le d \le 31$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

1110	1111	dddd	1111
I		I	l

Example:

(i)

clr r16 ; Clear r16

ser r17 ; Set r17

out \$18,r16 ; Write zeros to Port B

nop ; Delay (do nothing)

out \$18,r17 ; Write ones to Port B

Slide 7

MOV (Copy Register)

Description:

This instruction makes a copy of one register into another. The source register Rr is left unchanged, while the destination register Rd is loaded with a copy of Rr.

Operation:

(i) $Rd \leftarrow Rr$

 $\begin{tabular}{lll} \mbox{Syntax:} & \mbox{Operands:} \\ \mbox{(i)} & \mbox{MOV Rd,Rr} & \mbox{0} \le d \le 31, \, 0 \le r \le 31 \end{tabular}$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

0010	11rd	dddd	rrrr

Example:

check:

mov r16,r0 ; Copy r0 to r16

call check ; Call subroutine

...

cpi r16,\$11 ; Compare r16 to \$11

...

ret ; Return from subroutine

COM (Ones Complement)

Description:

This instruction performs a One's Complement of register Rd.

Operation:

(i) Rd ← \$FF - Rd

Syntax: Operands: (i) COM Rd $0 \le d \le 31$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

	1001	010đ	dddd	0000
- 1				1

Example:

zero:

```
com r4 ; Take one's complement of r4
breq zero ; Branch if zero
...
nop ; Branch destination (do nothing)
```

ADD (Add without Carry)

Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr$

Syntax: (i) ADD Rd,Rr Operands:

 $0 \le d \le 31, \ 0 \le r \le 31$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

0000	11rd	dddd	rrrr

Example:

add r1,r2

; Add r2 to r1 (r1=r1+r2)

add r28,r28

; Add r28 to itself (r28=r28+r28)

SUB (Subtract without Carry)

Description:

Subtracts two registers and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd - Rr$

Syntax:Operands:SUB Rd,Rr $0 \le d \le 31, 0 \le r \le 31$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

0001	10rd	dddd	rrrr

Example:

(i)

sub r13,r12

; Subtract r12 from r13

brne noteq

; Branch if r12<>r13

. . .

noteq: nop

; Branch destination (do nothing)

INC (Increment)

Description:

Adds one -1- to the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the INC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned numbers, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Operation:

(i) $Rd \leftarrow Rd + 1$




Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

1001	010d	dddd	0011

Example:



DEC (Decrement)

Description:

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Operation:

(i) Rd ← Rd - 1

Syntax: Operands: (i) DEC Rd $0 \le d \le 31$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

1001	010d	dddd	1010
1001	0100	aaaa	1010

Example:

ldi r17,\$10 ; Load constant in r17
loop:

add r1,r2 ; Add r2 to r1
dec r17 ; Decrement r17
brne loop ; Branch if r17<>0
nop ; Continue (do nothing)

Test ("socrative.com": Room = MSYS)

What will be the content of R20 after this:

```
LDI R19,2
LDI R20,200
ADD R20,R19
INC R20
INC R20
```

A: 200


B: 202

C: 203

D: 204

The AVR CPU

- AVR's CPU
 - ALU
 - 32 General Purpose registers (R0 to R31)
 - PC register
 - Instruction decoder






A simple program

Write a program that calculates 19 + 95

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

ADD R16, R20 ;R16 = R16 + R20
```



A simple program

Write a program that calculates 19 + 95 + 5

```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

LDI R21, 5 ;R21 = 5

ADD R16, R20 ;R16 = R16 + R20

ADD R16, R21 ;R16 = R16 + R21
```


```
LDI R16, 19 ;R16 = 19

LDI R20, 95 ;R20 = 95

ADD R16, R20 ;R16 = R16 + R20


LDI R20, 5 ;R20 = 5


ADD R16, R20 ;R16 = R16 + R20
```



Address		Name	
I/O	Mem.	rtamo	
\$16	\$36	PINB	
\$17	\$37	DDRB	
\$18	\$38	PORTB	
\$19	\$39	PINA	
\$1A	\$3A	DDRA	
\$1B	\$3B	PORTA	
\$1C	\$3C	EECR	
\$1D	\$3D	EEDR	
\$1E	\$3E	EEARL	
\$1F	\$3F	EEARH	
Ф00	# 40	UBRRC	
\$20	\$40	UBRRH	
\$21	\$41	WDTCR	
\$22	\$42	ASSR	
\$23	\$43	OCR2	
\$24	\$44	TCNT2	
\$25	\$45	TCCR2	
\$26	\$46	ICR1L	
\$27	\$47	ICR1H	
\$28	\$48	OCR1BL	
\$29	\$49	OCR1BH	
\$2A	\$4A	OCR1AL	

Address		Name
I/O	Mem.	Ivaille
\$2B	\$4B	OCR1AH
\$2C	\$4C	TCNT1L
\$2D	\$4D	TCNT1H
\$2E	\$4E	TCCR1B
\$2F	\$4F	TCCR1A
\$30	\$50	SFIOR
CO4	Ф.Г.4	OCDR
\$31	\$51	OSCCAL
\$32	\$52	TCNT0
\$33	\$53	TCCR0
\$34	\$54	MCUCSR
\$35	\$55	MCUCR
\$36	\$56	TWCR
\$37	\$57	SPMCR
\$38	\$58	TIFR
\$39	\$59	TIMSK
\$3A	\$5A	GIFR
\$3B	\$5B	GICR
\$3C	\$5C	OCR0
\$3D	\$5D	SPL
\$3E	\$5E	SPH
\$3E	\$5E	SREG





IN and OUT

PINS

LDS and STS

LDS (Load Direct from Data Space)

Description:

Loads one byte from the data space to a register. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the register file only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The LDS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

(i) $Rd \leftarrow (k)$

Syntax:	Operands:
LDS Rd,k	$0\leq d\leq 31,0\leq k\leq 65535$

Program Counter:

 $PC \leftarrow PC + 2$

32-bit Opcode:

sts

1001	000d	dddd	0000
kkkk	kkkk	kkkk	kkkk

Example:

(i)

lds r2,\$FF00 add r2,r1

\$FF00,r2

; Load r2 with the contents of data space location \$FF00

; add r1 to r2

; Write back

STS (Store Direct to Data Space)

Description:

Stores one byte from a Register to the data space. For parts with SRAM, the data space consists of the Register File, I/O memory and internal SRAM (and external SRAM if applicable). For parts without SRAM, the data space consists of the Register File only. The EEPROM has a separate address space.

A 16-bit address must be supplied. Memory access is limited to the current data segment of 64K bytes. The STS instruction uses the RAMPD Register to access memory above 64K bytes. To access another data segment in devices with more than 64K bytes data space, the RAMPD in register in the I/O area has to be changed.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

(i) $(k) \leftarrow Rr$

Syntax:	Operands:
STS k,Rr	$0 \le r \le 31, \ 0 \le k \le 65535$

Program Counter:

 $PC \leftarrow PC + 2$

32-bit Opcode:

1001	001d	dddd	0000
kkkk	kkkk	kkkk	kkkk

Example:

(i)

lds r2,\$FF00 ; Load r2 with the contents of data space location \$FF00 add r2,r1 ; add r1 to r2 sts \$FF00,r2 ; Write back

IN (Load an I/O Location to Register)

Description:

Loads data from the I/O Space (Ports, Timers, Configuration Registers etc.) into register Rd in the Register File.

Operation:

(i) $Rd \leftarrow I/O(A)$

Syntax: (i) IN Rd,A Operands:

 $0 \le d \le 31, \ 0 \le A \le 63$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

1011	0AAd	dddd	AAAA

Example:

in r25,\$16

; Read Port B

cpi r25,4

; Compare read value to constant

breq exit

: Branch if r25=4

. . .

exit: nop

; Branch destination (do nothing)

OUT (Store Register to I/O Location)

Description:

Stores data from register Rr in the Register File to I/O Space (Ports, Timers, Configuration Registers etc.).

Operation:

(i) $I/O(A) \leftarrow Rr$

Syntax: (i) OUT A,Rr Operands:

 $0 \le r \le 31, \ 0 \le A \le 63$

Program Counter:

 $PC \leftarrow PC + 1$

16-bit Opcode:

1011 1AAr	rrrr	AAAA
-----------	------	------

Example:

clr r16
ser r17
out \$18,r16
nop
out \$18,r17

; Clear r16

; Set r17

; Write zeros to Port B

; Wait (do nothing)

; Write ones to Port B

Assembler Directives .EQU and .SET

- .EQU name = value
 - Example:

```
.EQU COUNT = 0x25

LDI R21, COUNT ;R21 = 0x25

LDI R22, COUNT + 3 ;R22 = 0x28
```

- .SET name = value
 - Example:

```
.SET COUNT = 0x25

LDI R21, COUNT ;R21 = 0x25


LDI R22, COUNT + 3 ;R22 = 0x28

.SET COUNT = 0x19

LDI R21, COUNT ;R21 = 0x19
```

Assembler Directives .INCLUDE

.INCLUDE "filename.ext"



Program.asm


```
.INCLUDE "M32DEF.INC"

LDI R20, 10


OUT SPL, R20
```


Assembler Directives .org

.ORG address



Assembler





Machine Language

The LAB1 program

```
;******* IECA, LAB1 *******
;****** Henning Hargaard ******
;****** October 2, 2011 *******
:***** INITIALIZATION *******
.include "M32DEF.INC"
  LDI R16, HIGH(RAMEND) ; Initialize Stack Pointer
  OUT SPH,R16
  LDI R16, LOW(RAMEND)
  OUT SPL,R16
                                              ;******* DISPLAY R16 *******
  SER R16
                      ;PORTB = Outputs
                                              :****** AND DELAY ********
  OUT DDRB,R16
                                              DISP AND DELAY:
;****** PROGRAM LOOP *******
                                                 MOV R17, R16
LOOP:
                                                 COM R17
  LDI R16,13 ;R16 = 13
                                                 OUT PORTB, R17
  CALL DISP AND DELAY ; Display R16
                                                 CLR R17
             ;R17 = 9
  LDI R17,9
                                                 CLR R18
  ADD R16,R17 ;R16 = R16+R17 (=22)
                                                 LDI R19,10
  CALL DISP AND DELAY ; Display R16
                                              AGAIN:
  RJMP LOOP
                   ;Jump to "LOOP"
                                                 DEC R17
                                                 BRNE AGAIN
                                                 DEC R18
                                                 BRNE AGAIN
                                                 DEC R19
                                                 BRNE AGATN
                                                 RET
```

End of lesson 5

