



IECA

Embedded Computer Architecture

Lesson 14: Timers in CTC mode




Output Compare Unit



Can be set to automatically toggle the port pin at match!



Timer in "CTC mode"




Pin frequency = $f_{osc} / (2 * N * (1 + OCR_n))$
N is the prescaler value for the timer.


TIMER 0 and CTC mode



Timer 0: Compare Unit (8 bit)



Timer 0: Selecting CTC mode



Mode	WGM01 (CTC0)	WGM00 (PWM0)	Timer/Counter Mode of Operation	TOP	Update of OCR0	TOV0 Flag Set-on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	1	0	CTC	OCR0	Immediate	MAX
3	1	1	Fast PWM	0xFF	TOP	MAX

Timer 0: Clock selection

Bit	7	6	5	4	3	2	1	0	
	FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00	TCCR0
Read/Write	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	$\text{clk}_{I/O}$ /(No prescaling)
0	1	0	$\text{clk}_{I/O}/8$ (From prescaler)
0	1	1	$\text{clk}_{I/O}/64$ (From prescaler)
1	0	0	$\text{clk}_{I/O}/256$ (From prescaler)
1	0	1	$\text{clk}_{I/O}/1024$ (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge.
1	1	1	External clock source on T0 pin. Clock on rising edge.

Timer 0: Output Compare




Table 39. Compare Output Mode, non-PWM Mode

COM01	COM00	Description
0	0	Normal port operation, OC0 disconnected.
0	1	<u>Toggle OC0 on compare match</u>
1	0	Clear OC0 on compare match
1	1	Set OC0 on compare match

Timer 0: Output Compare Pin

(XCK/T0) PB0	<input type="checkbox"/>	1	40	<input type="checkbox"/>	PA0 (ADC0)
(T1) PB1	<input type="checkbox"/>	2	39	<input type="checkbox"/>	PA1 (ADC1)
(INT2/AIN0) PB2	<input type="checkbox"/>	3	38	<input type="checkbox"/>	PA2 (ADC2)
OC0 (OC0/AIN1) PB3	<input checked="" type="checkbox"/>	4	37	<input type="checkbox"/>	PA3 (ADC3)
(SS) PB4	<input type="checkbox"/>	5	36	<input type="checkbox"/>	PA4 (ADC4)
(MOSI) PB5	<input type="checkbox"/>	6	35	<input type="checkbox"/>	PA5 (ADC5)
(MISO) PB6	<input type="checkbox"/>	7	34	<input type="checkbox"/>	PA6 (ADC6)
(SCK) PB7	<input type="checkbox"/>	8	33	<input type="checkbox"/>	PA7 (ADC7)
RESET	<input type="checkbox"/>	9	32	<input type="checkbox"/>	AREF
VCC	<input type="checkbox"/>	10	31	<input type="checkbox"/>	GND
GND	<input type="checkbox"/>	11	30	<input type="checkbox"/>	AVCC
XTAL2	<input type="checkbox"/>	12	29	<input type="checkbox"/>	PC7 (TOSC2)
XTAL1	<input type="checkbox"/>	13	28	<input type="checkbox"/>	PC6 (TOSC1)
(RXD) PD0	<input type="checkbox"/>	14	27	<input type="checkbox"/>	PC5 (TDI)
(TXD) PD1	<input type="checkbox"/>	15	26	<input type="checkbox"/>	PC4 (TDO)
(INT0) PD2	<input type="checkbox"/>	16	25	<input type="checkbox"/>	PC3 (TMS)
(INT1) PD3	<input type="checkbox"/>	17	24	<input type="checkbox"/>	PC2 (TCK)
(OC1B) PD4	<input type="checkbox"/>	18	23	<input type="checkbox"/>	PC1 (SDA)
(OC1A) PD5	<input type="checkbox"/>	19	22	<input type="checkbox"/>	PC0 (SCL)
(ICP1) PD6	<input type="checkbox"/>	20	21	<input type="checkbox"/>	PD7 (OC2)

Test ("socrative.com": Room = MSYS)


- A Mega32 CPU clock frequency is 3,6864 MHz. Timer 0 is initialized for CTC mode, and "Toggle OC0 on compare match" is selected. The Timer 0 clock prescaler is set to 1024. What frequency can be measured at the OC0 pin, when register OCR0 = 199 ?
- A: 18 Hz.
- B: 199 Hz.
- C: 1024 Hz.
- D: 9 Hz.



TIMER 1 and CTC mode



Timer 1: Compare Units (2 sets of 16 bit)



Timer 1: Selecting CTC mode

Bit	7	6	5	4	3	2	1	0	
	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	W	W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	
	ICNC1	ICES1	–	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

See next slide !

Timer 1: Selecting CTC mode

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	TOP	Update of OCR1X	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	CTC	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	TOP	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	TOP	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	TOP	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	BOTTOM
12	1	1	0	0	CTC	ICR1	Immediate	MAX
13	1	1	0	1	Reserved	–	–	–
14	1	1	1	0	Fast PWM	ICR1	TOP	TOP
15	1	1	1	1	Fast PWM	OCR1A	TOP	TOP

Do not use this CTC mode !




Timer 1: Clock selection

Bit	7	6	5	4	3	2	1	0	
	ICNC1	ICES1	–	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	$\text{clk}_{\text{I/O}}/1$ (No prescaling)
0	1	0	$\text{clk}_{\text{I/O}}/8$ (From prescaler)
0	1	1	$\text{clk}_{\text{I/O}}/64$ (From prescaler)
1	0	0	$\text{clk}_{\text{I/O}}/256$ (From prescaler)
1	0	1	$\text{clk}_{\text{I/O}}/1024$ (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

Timer 1: Output Compare registers



Notice: 2 16 bit registers: **OCR1A and **OCR1B**.**

These names can be used directly in AVR GCC, after `#include <avr/io.h>` .

Timer 1: Waveform generators (A og B)

Bit	7	6	5	4	3	2	1	0	
	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	W	W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 44. Compare Output Mode, non-PWM

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	<u>Toggle OC1A/OC1B on compare match</u>
1	0	Clear OC1A/OC1B on compare match (Set output to low level)
1	1	Set OC1A/OC1B on compare match (Set output to high level)

Red = The A system.

Green = The B system.



Timer 1: Output Compare Pins

(XCK/T0) PB0	1	40	PA0 (ADC0)
(T1) PB1	2	39	PA1 (ADC1)
(INT2/AIN0) PB2	3	38	PA2 (ADC2)
(OC0/AIN1) PB3	4	37	PA3 (ADC3)
(SS) PB4	5	36	PA4 (ADC4)
(MOSI) PB5	6	35	PA5 (ADC5)
(MISO) PB6	7	34	PA6 (ADC6)
(SCK) PB7	8	33	PA7 (ADC7)
RESET	9	32	AREF
VCC	10	31	GND
GND	11	30	AVCC
XTAL2	12	29	PC7 (TOSC2)
XTAL1	13	28	PC6 (TOSC1)
(RXD) PD0	14	27	PC5 (TDI)
(TXD) PD1	15	26	PC4 (TDO)
(INT0) PD2	16	25	PC3 (TMS)
(INT1) PD3	17	24	PC2 (TCK)
(OC1B) PD4	18	23	PC1 (SDA)
(OC1A) PD5	19	22	PC0 (SCL)
(ICP1) PD6	20	21	PD7 (OC2)

**OC1A
and
OC1B**

Test ("socrative.com": Room = MSYS)


- The Mega32 Timer 1 is in CTC mode (mode 4), and the CPU clock frequency is **4 MHz**.
The Timer 1 clock prescaler = 8.
What value must be written to register OCR1A, in order to generate a square signal at the OC1A pin with a frequency of 1000 Hz ?
- A: $\text{OCR1A} = 1000$;
- B: $\text{OCR1A} = 4000000$;
- C: $\text{OCR1A} = 249$;
- D: $\text{OCR1A} = 999$;




TIMER 2 and CTC mode



Timer 2: Compare Unit (8 bit)



Timer 2 : Selecting CTC mode



Mode	WGM21 (CTC2)	WGM20 (PWM2)	Timer/Counter Mode of Operation	TOP	Update of OCR2	TOV2 Flag Set on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	1	0	CTC	OCR2	Immediate	MAX
3	1	1	Fast PWM	0xFF	TOP	MAX

Timer 2: Clock selection

Bit	7	6	5	4	3	2	1	0	
	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	TCCR2
Read/Write	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

CS22	CS21	CS20	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	$\text{clk}_{T2S}/(\text{No prescaling})$
0	1	0	$\text{clk}_{T2S}/8$ (From prescaler)
0	1	1	$\text{clk}_{T2S}/32$ (From prescaler)
1	0	0	$\text{clk}_{T2S}/64$ (From prescaler)
1	0	1	$\text{clk}_{T2S}/128$ (From prescaler)
1	1	0	$\text{clk}_{T2S}/256$ (From prescaler)
1	1	1	$\text{clk}_{T2S}/1024$ (From prescaler)

Timer 2: Output Compare

Bit	7	6	5	4	3	2	1	0	
	OCR2[7:0]								OCR2
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Bit	7	6	5	4	3	2	1	0	
	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	TCCR2
Read/Write	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Table 51 Compare Output Mode, non-PWM Mode

COM21	COM20	Description
0	0	Normal port operation, OC2 disconnected.
0	1	Toggle OC2 on compare match
1	0	Clear OC2 on compare match
1	1	Set OC2 on compare match

Timer 2: Output Compare Pin

(XCK/T0) PB0	1	40	PA0 (ADC0)
(T1) PB1	2	39	PA1 (ADC1)
(INT2/AIN0) PB2	3	38	PA2 (ADC2)
(OC0/AIN1) PB3	4	37	PA3 (ADC3)
(SS) PB4	5	36	PA4 (ADC4)
(MOSI) PB5	6	35	PA5 (ADC5)
(MISO) PB6	7	34	PA6 (ADC6)
(SCK) PB7	8	33	PA7 (ADC7)
RESET	9	32	AREF
VCC	10	31	GND
GND	11	30	AVCC
XTAL2	12	29	PC7 (TOSC2)
XTAL1	13	28	PC6 (TOSC1)
(RXD) PD0	14	27	PC5 (TDI)
(TXD) PD1	15	26	PC4 (TDO)
(INT0) PD2	16	25	PC3 (TMS)
(INT1) PD3	17	24	PC2 (TCK)
(OC1B) PD4	18	23	PC1 (SDA)
(OC1A) PD5	19	22	PC0 (SCL)
(ICP1) PD6	20	21	PD7 (OC2)

OC2

End of lesson 14

