# 形式化方法导引2022SP-大作业

梁峻滔 PB19051175

```
形式化方法导引2022SP-大作业
```

```
一. 基于DPLL算法的SAT求解器实现
  DPLL算法框架
     resolution
  实现过程
     CNF的表示
     unit-resol
     DPLL主讨程
  测试
     输入文件约定
     运行测试
二. Deadlock验证
  1. 简单deadlock的验证
     模型描述
     模型的SMV描述
     验证结果
  2. Complicated example的验证
     (a) 给定收发节点集M = { 2, 4, 6 }
     (b) 给定收发节点集M = { 1, 5, 9, 13 }
```

说明: 大作业内容包含两项, 分别是DPLL算法的实现和使用NuSMV进行死锁检测. 提交文件结构:

```
.
DPLL
    mysolver.py # SAT-求解器
    testcases # 存放测试样例
    problem.txt
    test1.txt
    test2.txt

deadlock-detection
    dl-complicated.smv # 复杂情形M={2, 4, 6}
    dl-complicated_2.smv # 复杂情形M={1, 5, 9, 13}
    dl-simple.smv # 简单情形
```

### 测试说明:

1. 测试SAT-solver时通过命令

```
$ python mysolver.py ./testcases/*.txt
```

来输入问题和运行求解器.

2. 测试deadlock验证时通过调用NuSMV验证

# 一. 基于DPLL算法的SAT求解器实现

# DPLL算法框架

```
function DPLL(X)
   X = UNIT-RESOL(X)
    if \bot \in X then
            return unsatisfiable
    if X = \emptyset then
            return satisfiable
    if ⊥ ∉ X then
            choose variable p in X
            ret1 = DPLL(X U {p})
            ret2 = DPLL(X \cup \{\neg p\})
            if (ret1 = satisfiable | ret2 = satisfiable) then
                     return satisfiable
            else
                     return unsatisfiable
function UNIT-RESOL(X)
        while a clause occurs in X consisting of only one literal l
                 remove -l from all clauses in X containing -l
                remove all clauses containing l
```

DPLL算法思想可以概括为不断执行两种操作:

- UnitPropagate: 存在仅由单个literal构成的clause就应用resolution.
- Decide: 无法继续进行resolution时选择一个变量尝试赋值.

直到得出satisfiable或unsatisfiable的结果.

#### resolution

应用resolution是DPLL算法的核心之一. resolution的定义如下:

# 定义: Resolution Rule

If there are clauses of the shape  $p \vee V$  and  $\neg p \vee W$ , then the new clause  $V \vee W$  may be added.

$$\frac{p \vee V, \ \neg p \vee W}{V \vee W}$$

当CNF中存在仅由单个literal(形如p,¬p)的clause时,我们就可以应用resolution消去literal而得到语义等价的更为简洁的clause,例如

Method: *Unit resolution* on  $\neg L$ : remove L everywhere

- **2 A**
- $\bullet$   $\neg E \lor \neg D$
- $\bullet$   $\neg G \lor C$
- $\bullet$   $B \vee \neg H$
- - $I \lor I$
- $0 I \vee J$
- $\bullet$   $\neg H \lor K$
- lacktriangledown

- $\bullet$   $\neg A \lor \neg B \lor \neg C \lor D$
- $\bullet$   $A \lor L$
- $\bullet$   $\neg E \lor \neg D$
- $\bullet$   $\neg G \lor C$
- $\bullet$   $B \vee \neg H$
- $\bullet$   $I \vee J$
- $\bullet$   $\neg H \lor K$
- $\bullet$   $H \vee L$
- $\bullet$   $\neg L$
- $\bigcirc \neg K \lor \neg A \lor \neg I \lor E$

### 一种终止条件:

If an *empty clause*, i.e.,  $\bot$  is derived from a CNF, the CNF is *not satisfiable*.

 $\Leftarrow$ 

 $\frac{p, \neg p}{\perp}$ 

另一种终止条件是所有的变量本身或是其否定都得到derived, 这时结果是satisfiable, 例如

# 例 2

Consider the CNF consisting of the following eight clauses

$$\neg p \lor \neg s \quad p \lor r \quad \neg s \lor t 
 \neg p \lor \neg r \quad p \lor s \quad q \lor s 
 \neg q \lor \neg t \quad r \lor t$$

No unit resolution possible: choose variable  $\boldsymbol{p}$ 

Yields satisfying assignment  $p = q = \mathbf{F}, r = s = t = \mathbf{T}$ 



# 实现过程

### CNF的表示

程序运行过程中用一个python列表表示一个clause,每个列表元素是字符串形式的literal: 'p'或'!p', p是原子命题.一个CNF就是一个包含多个列表的列表.

例如(A × B) ^ (¬C × D)在程序中的表示为

```
[['A', 'B'], ['!C', 'D']]
```

#### unit-resol

后面我们称仅由单个literal构成的clause为unit.

传入一个clause集合X, 先获取X中所有unit的集合units, 对units中的每个unit应用resolution:

- 如果 unit 形如 p (不带否定词), 则删除X中所有clause的¬p, 同时从X中删除所有含有 p 的clause.
- 如果unit 形如 ¬p, 则删除X中所有clause中的p, 同时从X中删除所有含有¬p的clause.
- 如果上述过程derive出新的unit,则使用新的unit继续进行上述操作,直到可以derive出工或者无法继续进行resolution.

在resolution的过程中记录局部的赋值情况. 具体实现如下:

```
def unit_resol(X):
   units = get units(X)
   if len(units) = 0:
       return {}
   # observation: a unit only can be resolved once!!
   # unit-resolution
   local true = set()
   local_false = set()
   while len(units) > 0:
       l = units.pop()
       if not is_negation(l): # l is an atom without nagation
           local true.add(l)
           nl = negation(l)
           i = 0
           while True:
                if nl in X[i]:
                   X[i].remove(nl)
                elif l in X[i]:
                   X.remove(X[i])
                    i -= 1
                i += 1
                if i >= len(X):
                   break
       else: # l is a negation atom !p
           p = l[1]
           local_false.add(p)
           i = 0
            while True:
                if l in X[i]:
                   X.remove(X[i])
                    i -= 1
                elif p in X[i]:
                    X[i].remove(p)
```

```
i += 1
            if i >= len(X):
                break
    units = units.union(get_units(X))
    if false_derived(units):
        X.append('False')
        return {}
i = 0
if len(X) > 0: # clear empty clauses
   while True:
        if len(X[i]) = 0:
            X.remove(X[i])
            i -= 1
        i += 1
        if i >= len(X):
            break
local_assignment = {}
local_assignment['true'] = local_true
local_assignment['false'] = local_false
return local_assignment
```

### DPLL主过程

```
def dpll(cnf):
   global true_vars, false_vars
   local_assignment = unit_resol(cnf)
   if 'False' in cnf:
       return False
   elif len(cnf) = 0:
       true_vars = true_vars.union(local_assignment['true'])
        false_vars = false_vars.union(local_assignment['false'])
       return True
   else:
       cnf_bak = copy.deepcopy(cnf)
        p = choose_variable(cnf)
       new_clause = [p]
       cnf.append(new_clause)
        ret1 = dpll(cnf)
       if ret1 = True:
           true_vars = true_vars.union(local_assignment['true'])
           false_vars = false_vars.union(local_assignment['false'])
           return True
        cnf = cnf_bak
        new_clause = ['!'+p]
       cnf.append(new_clause)
       ret2 = dpll(cnf)
       if ret2 = True:
            if len(local_assignment) > 0:
                true_vars = true_vars.union(local_assignment['true'])
                false_vars = false_vars.union(local_assignment['false'])
            return True
        return False
```

# 测试

# 输入文件约定

文件命名为'.txt', 一行表示一个clause, literal仅由一个字母或一个字母加一个'!'表示. 例如

Consider the CNF consisting of the following eight clauses

$$\neg p \lor \neg s \quad p \lor r \quad \neg s \lor t 
 \neg p \lor \neg r \quad p \lor s \quad q \lor s 
 \neg q \lor \neg t \quad r \lor t$$

在输入文件中应表示为

```
!p !s
p r
!s t
!p !r
p s
q s
!q !t
r t
```

### 运行测试

1. 上述例子是satisfiable的:

# 例 2

Consider the CNF consisting of the following eight clauses

No unit resolution possible: choose variable p

```
Add p, unit resolution:

\neg s, \neg r

q \text{ (use } \neg s), t \text{ (use } \neg r)

\neg t \text{ (use } q)

\bot

Add \neg p, unit resolution:

r, s

t \text{ (use } s)

\neg q \text{ (use } t)
```

◆ロト ◆個 → ◆ 差 ト ◆ 差 ・ 夕 Q (?)

Yields satisfying assignment  $p=q=\mathbf{F}, r=s=t=\mathbf{T}$ 

运行我们的求解器:

```
<code>junesnow@LAPTOP-JIKPBC87:src</code>$ python mysolver.py ../testcases/test2.txt input file: ../testcases/test2.txt the SAT to solve:  (!p \ v \ !s) \ \wedge \ (p \ v \ r) \ \wedge \ (!s \ v \ t) \ \wedge \ (!p \ v \ !r) \ \wedge \ (p \ v \ s) \ \wedge \ (!q \ v \ !t) \ \wedge \ (r \ v \ t)  satisfiable true list: \{'s', \ 'r', \ 't'\} false list: \{'p', \ 'q'\}
```

求解器判定为satisfiable,并给出了一种赋值.

2. 修改测试样例为

# 例 1

Consider the CNF consisting of the following nine clauses

No unit resolution possible: choose variable p

Add 
$$p$$
, unit resolution: Add  $\neg p$ , unit resolution:  $r, s$   $q$  (use  $\neg s$ ),  $t$  (use  $\neg r$ )  $q$  (use  $r$ ),  $t$  (use  $s$ )  $\neg t$  (use  $q$ )  $\bot$ 

Both branches yield  $\perp$ , so original CNF is unsatisfiable

◆□ ト ◆団 ト ◆ 恵 ト ◆ 恵 ・ 夕 へ ○

### 运行我们的求解器:

```
<code>junesnow@LAPTOP-JIKPBC87:src$</code> python mysolver.py ../testcases/test1.txt input file: ../testcases/test1.txt the SAT to solve:  (!p \ v \ !s) \ \wedge \ (p \ v \ r) \ \wedge \ (!p \ v \ !r) \ \wedge \ (p \ v \ s) \ \wedge \ (!q \ v \ !t) \ \wedge \ (r \ v \ t) \ \wedge \ (q \ v \ !r)  unsatifiable
```

求解器判定为unsatisfiable.

# 二. Deadlock验证

# 1. 简单deadlock的验证

# 模型描述

三种操作的定义:

回顾: write OK(n, m, c), if it is allowed to pass the message to the outgoing channel c from n, when a message has to be sent from n to m

• send steps: if OK(n, m, c), then


replace 
$$n 0$$
 by  $n m$ 


• receive steps:



• processing steps: if OK(n, m, c'), then







# 模型的SMV描述

```
MODULE main
    VAR
       c1: {0, 1, 2, 3, 4};
       c2: {0, 1, 2, 3, 4};
        c3: {0, 1, 2, 3, 4};
        c4: {0, 1, 2, 3, 4};
        -- 不允许给4发送消息
        pr1: process node(c4, c1, 1, {2, 3}, TRUE);
       pr2: process node(c1, c2, 2, {1, 3}, TRUE);
        pr3: process node(c2, c3, 3, {1, 2}, TRUE);
       pr4: process node(c3, c4, 4, {1, 2, 3}, FALSE);
    ASSIGN
        init(c1) := 0;
        init(c2) := 0;
        init(c3) := 0;
        init(c4) := 0;
        next(c1) := c1;
        next(c2) := c2;
        next(c3) := c3;
        next(c4) := c4;
    CTLSPEC
        -- 死锁: 某一情况下,所有信道都不为空且所有节点均无法receive
        AG(
            !(
                (c1 \neq 0 \& c1 \neq 2) \&
                (c2 \neq 0 \& c2 \neq 3) \&
                (c3 \neq 0 \& c3 \neq 4) \&
               (c4 \neq 0 \& c4 \neq 1)
        )
MODULE node(from, to, id, destinations, allowed)
    -- from: 入边上的destination
    -- to: 出边上的destination
    -- id: 节点编号
    -- destinations: 该节点允许向其发送消息的目标节点集合
    -- allowed: 指示该节点是否允许send和receive
```

```
FAIRNESS running
    FAIRNESS !(state \neq idle)
        state: {send, receive, proc, idle};
   ASSIGN
        init(state) := {idle};
        next(state) :=
            case
                (from = 0 & to = 0) : {idle, send};
                (from = 0 & to \neq 0): {idle};
                (from \neq 0 & to = 0 & from = id) : {receive, send, idle};
                (from \neq 0 & to = 0 & from \neq id) : {proc, send, idle};
                (from \neq 0 & to \neq 0 & from = id) : {receive, idle};
                (from \neq 0 & to \neq 0 & from \neq id): {idle};
                TRUE: state;
            esac;
        next(from) :=
            case
                (from = id): 0; -- receive动作, 入边编号改为0
                (from \neq 0 & from \neq id & to = 0 & state = proc) : 0;
                TRUE: from;
            esac;
        next(to) :=
            case
                (state = send & allowed = TRUE & to = 0): destinations; -- 如果
当前状态为send,则随机向一个node发送一条信息
                (from \neq 0 & from \neq id & to = 0 & state = proc): from; -- 转发
                TRUE: to;
            esac;
```


### 验证结果

```
-- specification AG !(((c1 \neq 0 & c1 \neq 2) & (c2 \neq 0 & c2 \neq 3)) & (c3 \neq 0 &
c3 \neq 4)) & (c4 \neq 0 \& c4 \neq 1)) is false
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample
Trace Type: Counterexample
  \rightarrow State: 1.1 \leftarrow
    c1 = 0
    c2 = 0
    c3 = 0
    c4 = 0
    pr1.state = idle
    pr2.state = idle
    pr3.state = idle
    pr4.state = idle
  \rightarrow Input: 1.2 \leftarrow
    _process_selector_ = pr1
    running = FALSE
    pr4.running = FALSE
    pr3.running = FALSE
    pr2.running = FALSE
    pr1.running = TRUE
  \rightarrow State: 1.2 \leftarrow
    pr1.state = send
  \rightarrow Input: 1.3 \leftarrow
  \rightarrow State: 1.3 \leftarrow
```

```
c1 = 3
  pr1.state = idle
\rightarrow Input: 1.4 \leftarrow
  _process_selector_ = pr2
 pr2.running = TRUE
  pr1.running = FALSE
\rightarrow State: 1.4 \leftarrow
  pr2.state = send
\rightarrow Input: 1.5 \leftarrow
\rightarrow State: 1.5 \leftarrow
 c2 = 1
  pr2.state = idle
\rightarrow Input: 1.6 \leftarrow
  _process_selector_ = pr3
 pr3.running = TRUE
 pr2.running = FALSE
\rightarrow State: 1.6 \leftarrow
 pr3.state = send
\rightarrow Input: 1.7 \leftarrow
\rightarrow State: 1.7 \leftarrow
 c3 = 2
\rightarrow Input: 1.8 \leftarrow
 _process_selector_ = pr4
 pr4.running = TRUE
  pr3.running = FALSE
\rightarrow State: 1.8 \leftarrow
  pr4.state = proc
\rightarrow Input: 1.9 \leftarrow
\rightarrow State: 1.9 \leftarrow
  c3 = 0
 c4 = 2
  pr4.state = send
\rightarrow Input: 1.10 \leftarrow
  _process_selector_ = pr3
 pr4.running = FALSE
  pr3.running = TRUE
\rightarrow State: 1.10 \leftarrow
  c3 = 1
  pr3.state = idle
```

对应的死锁情况为

Choose  $M = \{1, 2, 3\}$  in



# 2. Complicated example的验证

# (a) 给定收发节点集M = { 2, 4, 6 }


### 状态裁剪:

- 1. 裁剪非收发节点的send和receive状态
- 2. 要求转发时采用最短路径, 因此可以先手动求解各种收发情况下的最短路径, 将不需要的信道和状态删除

首先计算各种收发情况下的最短路径,有且仅有6种收发情况,以下给出最短路径:

- 1. send(2, 4): 2->3->4
- 2. send(2, 6): 2->3->4->6
- 3. send(4, 2): 4->6->7->17->15->16->2
- 4. send(4, 6): 4->6
- 5. send(6, 2): 6->7->17->15->16->2
- 6. send(6, 4): 6->7->17->3->4

实际上在信息发送过程中根本不会涉及到其他节点,因此可以仅考虑以上节点所构成的图,再进一步考虑收发情况的单向性,可以简化模型如下:



将节点分成两种类型: terminal(2, 4, 6)和inter(3, 6, 7, 17, 15, 16). 建立模型如下:

### 对于上述模型而言, deadlock的情形为:

- 对于一个terminal
  - 。 无法receive: 所有入边都没有发给自己的消息
  - 。 无法send: 所有出边均已被占用
  - 。 无法proc: 入边对应的最短路径的出边被占用

### 以上必须同时成立

• 对于一个inter, 入边消息对应的最短路径的出边被占用

### 模型的SMV描述为

```
MODULE main
    VAR
        c1: {0, 2, 4, 6};
        c2: {0, 2, 4, 6};
        c3: {0, 2, 4, 6};
        c4: {0, 2, 4, 6};
        c5: {0, 2, 4, 6};
        c6: {0, 2, 4, 6};
        c7: {0, 2, 4, 6};
        c8: {0, 2, 4, 6};
        c9: {0, 2, 4, 6};
        pr1: process terminal(2, c9, c1, {4, 6});
        pr2: process terminal(4, c2, c3, {2, 6});
        pr3: process terminal(6, c3, c4, {2, 4});
        pr4: process node3(3, c1, c6, c2);
        pr5: process inter(7, c4, c5);
        pr6: process node17(17, c5, c6, c7);
        pr7: process inter(15, c7, c8);
        pr8: process inter(16, c8, c9);
    ASSIGN
        init(c1) := 0;
```

```
init(c2) := 0;
                        init(c3) := 0;
                        init(c4) := 0;
                        init(c5) := 0;
                        init(c6) := 0;
                        init(c7) := 0;
                        init(c8) := 0;
                        init(c9) := 0;
                        next(c1) := c1;
                        next(c2) := c2;
                        next(c3) := c3;
                        next(c4) := c4;
                        next(c5) := c5;
                        next(c6) := c6;
                        next(c7) := c7;
                        next(c8) := c8;
                        next(c9) := c9;
            CTLSPEC
                       AG(
                                     !(
                                                 -- node 2 blocked
                                                (c9 \neq 2 \& c1 \neq 0) \&
                                                 -- node 3 blocked
                                                (c2 \neq 0 \& c2 \neq 4) \&
                                                 -- node 4 blocked
                                                (c3 \neq 0 \& c2 \neq 4) \&
                                                 -- node 6 blocked
                                                (c4 \neq 0 \& c3 \neq 6) \&
                                                 -- node 7 blocked
                                                (c5 \neq 0 \mid (c5 = 0 \& c4 = 0)) \&
                                                 -- node 15 blocked
                                                (c8 \neq 0 \mid (c8 = 0 \& c7 = 0)) \&
                                                 -- node 16 blocked
                                                (c9 \neq 0 \mid (c9 = 0 \& c8 = 0)) \&
                                                 -- node 17 blocked
                                                ((c6 \neq 0 \& (c5 = 4)) | (c7 \neq 0 \& c5 = 2) | (c5 = 0 \& c7 = 0 \& c7
c6 = 0))
                                    )
                        )
MODULE terminal(id, from, to, destinations)
             FAIRNESS running
            FAIRNESS !(state \neq idle)
            VAR
                        state: {idle, send, receive, proc};
                        init(state) := idle;
                        next(state) :=
                                    case
                                                (from = 0 & to = 0) : \{idle, send\};
                                                (from = 0 \& to \neq 0): {idle};
                                                (from \neq 0 & to = 0 & from = id) : {receive, send, idle};
                                                (from \neq 0 & to = 0 & from \neq id) : {proc, send, idle};
                                                (from \neq 0 & to \neq 0 & from = id) : {receive, idle};
                                                (from \neq 0 & to \neq 0 & from \neq id) : {idle};
                                                TRUE: state;
                                     esac;
                        next(from) :=
```

```
case
               (from = id): 0; -- receive动作, 入边编号改为0
               (from \neq 0 & from \neq id & to = 0 & state = proc) : 0;
               TRUE: from:
           esac;
       next(to) :=
           case
               (state = send & to = 0): destinations; -- 如果当前状态为send,则
随机向一个node发送一条信息
               (from \neq 0 & from \neq id & to = 0 & state = proc): from; -- 转发
               TRUE: to;
           esac;
MODULE inter(id, from, to)
    FAIRNESS running
    FAIRNESS !(state ≠ idle)
   VAR
        -- 中间节点只有转发功能,没有send和receive
       state: {idle, proc};
   ASSIGN
        init(state) := idle;
       next(state) :=
           case
                (from \neq 0 & to = 0 & from \neq id): {proc, idle};
               TRUE: idle;
           esac;
       next(from) :=
           case
                -- 转发, from置成0
               (from \neq 0 & from \neq id & to = 0 & state = proc) : 0;
               TRUE: from;
           esac;
       next(to) :=
           case
                -- 转发,将to置成from的值
               (from ≠ 0 & from ≠ id & to = 0 & state = proc): from; -- 转发
               TRUE: to;
           esac;
MODULE node17(id, from7, to3, to15)
    FAIRNESS running
    FAIRNESS !(state \neq idle)
   VAR
        -- 中间节点只有转发功能,没有send和receive
       state: {idle, proc};
   ASSIGN
        init(state) := idle;
       next(state) :=
           case
               (from7 = 2 & to15 = 0) : {proc, idle};
               (from7 = 4 \& to3 = 0) : {proc, idle};
               TRUE: idle;
           esac;
       next(from7) :=
           case
                -- 转发,from置成0
               (from7 = 2 & to15 = 0 & state = proc) : 0;
```

```
(from7 = 4 \& to3 = 0 \& state = proc) : 0;
                TRUE: from7;
            esac:
        next(to3) :=
            case
                -- 转发,将to置成from的值
                (from7 = 4 & to3 = 0 & state = proc): from7; -- 向node3转发
                TRUE: to3;
            esac;
        next(to15) :=
            case
                (from7 = 2 & to15 = 0 & state = proc): from7; -- 向node15转发
                TRUE: to15;
            esac;
MODULE node3(id, from2, from17, to4)
    FAIRNESS running
    FAIRNESS !(state \neq idle)
    VAR
        -- 中间节点只有转发功能,没有send和receive
        state: {idle, proc};
    ASSIGN
        init(state) := idle;
        next(state) :=
                (((from2 \neq 0 \& from2 \neq id)| (from17 \neq 0 \& from17 \neq id)) \&
to4 = 0) : {proc, idle};
                TRUE: idle;
            esac;
        next(from2) :=
            case
                -- 转发, from置成0
                (from 2 \neq 0 & from 2 \neq id & to 4 = 0 & state = proc) : 0;
                TRUE: from2;
            esac;
        next(from17) :=
            case
                -- 转发, from置成0
                (from2 = 0 & from17 \neq 0 & from17 \neq id & to4 = 0 & state =
proc) : 0;
                TRUE: from17;
            esac;
        next(to4) :=
            case
                (from 2 \neq 0 & from 2 \neq id & to 4 = 0 & state = proc) : from 2;
                (from2 = 0 & from17 \neq 0 & from17 \neq id & to4 = 0 & state =
proc) : from17;
                TRUE: to4;
            esac;
```

#### 验证结果

```
-- specification AG !(((((((c9 \neq 2 & c1 \neq 0) & (c2 \neq 0 & c2 \neq 4)) & (c3 \neq 0 & c2 \neq 4)) & (c4 \neq 0 & c3 \neq 6)) & (c5 \neq 0 | (c5 = 0 & c4 = 0))) & (c8 \neq 0 | (c8 = 0 & c7 = 0))) & (c9 \neq 0 | (c9 = 0 & c8 = 0))) & (((c6 \neq 0 & c5 = 4) | (c7 \neq 0 & c5 = 2)) | ((c5 = 0 & c7 = 0) & c6 = 0))) is false
```

```
-- as demonstrated by the following execution sequence
Trace Description: CTL Counterexample
Trace Type: Counterexample
  \rightarrow State: 1.1 \leftarrow
     c1 = 0
     c2 = 0
     c3 = 0
     c4 = 0
    c5 = 0
     c6 = 0
    c7 = 0
    c8 = 0
     c9 = 0
    pr1.state = idle
     pr2.state = idle
     pr3.state = idle
    pr4.state = idle
     pr5.state = idle
     pr6.state = idle
     pr7.state = idle
     pr8.state = idle
  \rightarrow Input: 1.2 \leftarrow
     _process_selector_ = pr1
     running = FALSE
     pr8.running = FALSE
     pr7.running = FALSE
     pr6.running = FALSE
     pr5.running = FALSE
    pr4.running = FALSE
     pr3.running = FALSE
    pr2.running = FALSE
     pr1.running = TRUE
  \rightarrow State: 1.2 \leftarrow
    pr1.state = send
  \rightarrow Input: 1.3 \leftarrow
  \rightarrow State: 1.3 \leftarrow
     c1 = 6
  \rightarrow Input: 1.4 \leftarrow
     _process_selector_ = pr2
    pr2.running = TRUE
    pr1.running = FALSE
  \rightarrow State: 1.4 \leftarrow
    pr2.state = send
  \rightarrow Input: 1.5 \leftarrow
  \rightarrow State: 1.5 \leftarrow
    c3 = 2
  \rightarrow Input: 1.6 \leftarrow
     _process_selector_ = pr3
     pr3.running = TRUE
     pr2.running = FALSE
  \rightarrow State: 1.6 \leftarrow
     pr3.state = send
  → Input: 1.7 ←
  \rightarrow State: 1.7 \leftarrow
    c4 = 4
  \rightarrow Input: 1.8 \leftarrow
     _process_selector_ = pr5
     pr5.running = TRUE
```


```
pr3.running = FALSE
\rightarrow State: 1.8 \leftarrow
  pr5.state = proc
\rightarrow Input: 1.9 \leftarrow
\rightarrow State: 1.9 \leftarrow
  c4 = 0
  c5 = 4
\rightarrow Input: 1.10 \leftarrow
  _process_selector_ = pr3
  pr5.running = FALSE
  pr3.running = TRUE
\rightarrow State: 1.10 \leftarrow
  c4 = 4
\rightarrow Input: 1.11 \leftarrow
  _process_selector_ = pr6
  pr6.running = TRUE
  pr3.running = FALSE
\rightarrow State: 1.11 \leftarrow
 pr6.state = proc
\rightarrow Input: 1.12 \leftarrow
\rightarrow State: 1.12 \leftarrow
  c5 = 0
  c6 = 4
  pr6.state = idle
\rightarrow Input: 1.13 \leftarrow
  _process_selector_ = pr5
  pr6.running = FALSE
  pr5.running = TRUE
\rightarrow State: 1.13 \leftarrow
  c4 = 0
  c5 = 4
  pr5.state = idle
\rightarrow Input: 1.14 \leftarrow
  _process_selector_ = pr3
  pr5.running = FALSE
  pr3.running = TRUE
→ State: 1.14 ←
  c4 = 2
\rightarrow Input: 1.15 \leftarrow
  _process_selector_ = pr4
  pr4.running = TRUE
  pr3.running = FALSE
\rightarrow State: 1.15 \leftarrow
  pr4.state = proc
\rightarrow Input: 1.16 \leftarrow
\rightarrow State: 1.16 \leftarrow
  c1 = 0
  c2 = 6
  pr4.state = idle
\rightarrow Input: 1.17 \leftarrow
  _process_selector_ = pr1
  pr4.running = FALSE
  pr1.running = TRUE
\rightarrow State: 1.17 \leftarrow
  c1 = 4
  pr1.state = idle
```

# (b) 给定收发节点集M = { 1, 5, 9, 13 }


### 计算各种收发情况下的的最短路径:

- 1. send(1, 5): 1->2->3->4->5
- 2. send(1, 9): 1->2->3->17->7->8->9
- 3. send(1, 13): 1->2->3->17->11->12->13
- 4. send(5, 1): 5->6->7->17->15->16->1
- 5. send(5, 9): 5->6->7->8->9
- 6. send(5, 13): 5->6->7->17->11->12->13
- 7. send(9, 1): 9->10->11->17->15->16->1
- 8. send(9, 5): 9->10->11->17->3->4->5
- 9. send(9, 13): 9->10->11->12->13
- 10. send(13, 1): 13->14->15->16->1
- 11. send(13, 5): 13->14->15->17->3->4->5
- 12. send(13, 9): 13->14->15->17->7->8->9

### 保留涉及到的节点可得如下模型:



删除2, 4, 6等中间节点, 可得如下简化模型:



简化模型中节点可分为3种: 收发节点, 中间节点(17)以及除了中间节点之外的转发节点. 简化模型中各收发情况对应的路径为:

- 1. send(1, 5): 1->3->5
- 2. send(1, 9): 1->3->17->7->9
- 3. send(1, 13): 1->3->17->11->13
- 4. send(5, 1): 5->7->17->15->1
- 5. send(5, 9): 5->7->9
- 6. send(5, 13): 5->7->17->11->13
- 7. send(9, 1): 9->11->17->15->1
- 8. send(9, 5): 9->11->17->3->5
- 9. send(9, 13): 9->11->13
- 10. send(13, 1): 13->15->1
- 11. send(13, 5): 13->15->17->3->5
- 12. send(13, 9): 13->15->17->7->9

# 经过中心节点17的只有以下情形:

- 1. 3->17->7
- 2. 3->17->11
- 3. 7->17->15
- 4. 7->17->11
- 5. 11->17->15
- 6. 11->17->3

```
7. 15->17->3
8. 15->17->7
```

### 在建模时需要枚举这8种情形.

#### 模型的SMV描述

```
MODULE main
   VAR
        c1: {0, 1, 5, 9, 13};
        c2: {0, 1, 5, 9, 13};
        c3: {0, 1, 5, 9, 13};
        c4: {0, 1, 5, 9, 13};
        c5: {0, 1, 5, 9, 13};
        c6: {0, 1, 5, 9, 13};
        c7: {0, 1, 5, 9, 13};
        c8: {0, 1, 5, 9, 13};
        c9: {0, 1, 5, 9, 13};
        c10: {0, 1, 5, 9, 13};
        c11: {0, 1, 5, 9, 13};
        c12: {0, 1, 5, 9, 13};
        pr1: process terminal(1, c8, c1, {5, 9, 13});
        pr2: process terminal(5, c2, c3, {1, 9, 13});
        pr3: process terminal(9, c4, c5, {1, 5, 13});
        pr4: process terminal(13, c6, c7, {1, 5, 9});
        pr5: process center(17, c10, c11, c12, c9);
        pr6: process inter(3, c1, c2, c10, 5, 9, 13);
        pr7: process inter(7, c3, c4, c11, 9, 1, 13);
        pr8: process inter(11, c5, c6, c12, 13, 1, 5);
        pr9: process inter(15, c7, c8, c9, 1, 5, 9);
    ASSIGN
        init(c1) := 0;
        init(c2) := 0;
        init(c3) := 0;
        init(c4) := 0;
        init(c5) := 0;
        init(c6) := 0;
        init(c7) := 0;
        init(c8) := 0;
        init(c9) := 0;
        init(c10) := 0;
        init(c11) := 0;
        init(c12) := 0;
        next(c1) := c1;
        next(c2) := c2;
        next(c3) := c3;
        next(c4) := c4;
        next(c5) := c5;
        next(c6) := c6;
        next(c7) := c7;
        next(c8) := c8;
        next(c9) := c9;
        next(c10) := c10;
        next(c11) := c11;
        next(c12) := c12;
    CTLSPEC
        AG(
```

```
!(
                 -- node1 blocked
                 (c1 \neq 0 \& c8 \neq 1) \&
                 -- node5 blocked
                 (c3 \neq 0 \& c2 \neq 5) \&
                 -- node9 blocked
                 (c5 \neq 0 \& c4 \neq 9) \&
                 -- node13 blocked
                 (c7 \neq 0 \& c6 \neq 13) \&
                 -- node3 blocked
                 ((c1=0&c2=0&c10=0)&(c1=5&c2\neq0)&(((c1=9)|(c1=13))&c10\neq0)&
(c10=5&c2\neq0))&
                 -- node7 blocked
                 ((c3=0&c4=0&c11=0)&(c3=9&c4\neq0)&(((c3=1)|(c3=13))&c11\neq0)&
(c11=9&c4\neq0))&
                 -- node11 blocked
                 ((c5=0&c6=0&c12=0)&(c5=13&c6\neq0)&(((c5=1)|(c5=5))&c12\neq0)&
(c12=13&c6\neq 0)
                 -- node15 blocked
                ((c7=0&c8=0&c9=0)&(c7=1&c8\neq0)&(((c7=5)|(c7=9))&c9\neq0)&
(c9=1&c8\neq 0))&
                 -- node17 blocked
                 ((c10=9|c9=9)&c11\neq0)&((c10=13|c11=13)&c12\neq0)&
((c11=1|c12=1)&c9\neq0)&((c9=5|c12=5)&c10\neq0)
            )
        )
MODULE terminal(id, from, to, destinations)
    FAIRNESS running
    FAIRNESS !(state \neq idle)
    VAR
        state: {idle, send, receive, proc};
    ASSIGN
        init(state) := idle;
        next(state) :=
            case
                 (from = 0 & to = 0) : {idle, send};
                 (from = 0 \& to \neq 0): {idle};
                 (from \neq 0 & to = 0 & from = id) : {receive, send, idle};
                 (from \neq 0 & to = 0 & from \neq id): {proc, send, idle};
                 (from \neq 0 & to \neq 0 & from = id) : {receive, idle};
                 (from \neq 0 & to \neq 0 & from \neq id): {idle};
                TRUE: state;
            esac;
        next(from) :=
                 (from = id): 0; -- receive动作, 入边编号改为0
                 (from \neq 0 & from \neq id & to = 0 & state = proc) : 0;
                TRUE: from;
            esac;
        next(to) :=
            case
                 (state = send & to = 0): destinations; -- 如果当前状态为send,则
随机向一个node发送一条信息
                (from \neq 0 & from \neq id & to = 0 & state = proc): from; -- 转发
                 TRUE: to;
            esac;
```

```
MODULE center(id, dinout_e, dinout_s, dinout_w, dinout_n)
    -- 有四个双向可进可出端口
    FAIRNESS running
    FAIRNESS !(state = idle)
    VAR
         state : {idle, proc1, proc2, proc3, proc4, proc5, proc6, proc7, proc8};
    ASSIGN
         init(state) := idle;
         next(state) :=
             case
                   -- proc1: 3 \rightarrow 17 \rightarrow 7
                  (dinout_n = 9 & dinout_e = 0) : proc1;
                   -- proc2: 3 \rightarrow 17 \rightarrow 11
                  (dinout_n = 13 & dinout_s = 0) : proc2;
                   -- proc3: 7 \rightarrow 17 \rightarrow 15
                  (dinout_e = 1 & dinout_w = 0) : proc3;
                   -- proc4: 7 \rightarrow 17 \rightarrow 11
                  (dinout e = 13 \& dinout s = 0): proc4;
                   -- proc5: 11 \rightarrow 17 \rightarrow 15
                  (dinout_s = 1 & dinout_w = 0) : proc5;
                   -- proc6: 11 \rightarrow 17 \rightarrow 3
                  (dinout_s = 5 & dinout_n = 0) : proc6;
                   -- proc7: 15 \rightarrow 17 \rightarrow 3
                  (dinout_w = 5 \& dinout_n = 0) : proc7;
                   -- proc8: 15 \rightarrow 17 \rightarrow 7
                  (dinout_w = 9 & dinout_e = 0) : proc8;
                  TRUE: idle;
             esac;
         next(dinout_e) :=
              case
                  (state = proc1) : 9;
                  (state = proc3) : 0;
                  (state = proc4) : 0;
                  (state = proc8) : 9;
                  TRUE: dinout_e;
              esac;
         next(dinout_s) :=
              case
                  (state = proc2) : 13;
                  (state = proc4) : 13;
                  (state = proc5) : 0;
                  (state = proc6) : 0;
                  TRUE: dinout_s;
             esac;
         next(dinout_w) :=
              case
                  (state = proc3) : 1;
                  (state = proc5) : 1;
                  (state = proc7) : 0;
                  (state = proc8) : 0;
                  TRUE: dinout_w;
              esac;
         next(dinout_n) :=
             case
                  (state = proc1) : 0;
                  (state = proc2) : 0;
```

```
(state = proc6) : 5;
                   (state = proc7) : 5;
                  TRUE: dinout_n;
              esac;
MODULE inter(id, sin, sout, dinout, dest1, dest2, dest3)
    -- 一个单向入口,一个单向出口和一个双向可进可出端口
     -- dest1不需要向中心节点转发
    -- dest2和dest3需要向中心节点转发
    FAIRNESS running
    FAIRNESS !(state = idle)
    VAR
         -- proc1表示从sin转发到sout或者从sin转发到dinout
         -- proc2表示从dinout转发到sout
         state : {idle, proc1, proc2};
    ASSIGN
         init(state) := idle;
         next(state) :=
              case
                   (\sin \neq 0 \ \& \ ((\sin = \text{dest1} \ \& \ \text{sout} = 0) \ | \ ((\sin = \text{dest2} \ | \ \sin =
dest3) & dinout = 0))) : proc1;
                  (dinout \neq 0 & sout = 0) : proc2;
                  TRUE: idle;
              esac;
         next(sin) :=
              case
                  (\sin \neq 0 \& ((\sin = \text{dest1} \& \text{sout} = 0) | ((\sin = \text{dest2} | \sin = \text{dest2}))
dest3) & dinout = 0))) : 0;
                  TRUE: sin;
              esac;
         next(sout) :=
              case
                   (\sin \neq 0 \ \& \ (\sin = \text{dest1} \ \& \ \text{sout} = 0) \ \& \ \text{state} = \text{proc1}) : \sin;
                   (dinout \neq 0 & sout = 0 & state = proc2) : dinout;
                  TRUE: sout;
              esac;
         next(dinout) :=
              case
                   (\sin \neq 0 \ \& \ ((\sin = \text{dest2} \mid \sin = \text{dest3}) \ \& \ \text{dinout} = 0) \ \& \ \text{state}
= proc1) : sin;
                  TRUE: dinout:
              esac;
```

验证结果: 理论上验证结果应为true(不会发生死锁), 但是由于状态空间还是过大, 无法在有效时间内运行出结果. 由于时间和精力有限, 暂时未能做进一步优化来实现验证.

```
junesnow@LAPTOP-JIKPBC87:deadlock-detection$ NuSMV dl-complicated_2.sm
*** This is NuSMV 2.6.0 (compiled on Wed Oct 14 15:36:56 2015)
*** Enabled addons are: compass
*** For more information on NuSMV see <http://nusmv.fbk.eu>
*** or email to <nusmv-users@list.fbk.eu>.
*** Please report bugs to <Please report bugs to <nusmv-users@fbk.eu>>
*** Copyright (c) 2010-2014, Fondazione Bruno Kessler
*** This version of NuSMV is linked to the CUDD library version 2.4.1
*** Copyright (c) 1995-2004, Regents of the University of Colorado
*** This version of NuSMV is linked to the MiniSat SAT solver.
*** See http://minisat.se/MiniSat.html
*** Copyright (c) 2003-2006, Niklas Een, Niklas Sorensson
*** Copyright (c) 2007-2010, Niklas Sorensson
WARNING *** Processes are still supported, but deprecated.
WARNING *** In the future processes may be no longer supported. ***
WARNING *** The model contains PROCESSes or ISAs. ***
WARNING *** The HRC hierarchy will not be usable. ***
```