



AKD4678-C

Evaluation board Rev.0 for AK4678

GENERAL DESCRIPTION

The AKD4678-C is an evaluation board for AK4678, 24bit stereo CODEC with Microphone/ Receiver/ Headphone/ Speaker/ Line amplifier. The AKD4678-C has the Digital Audio I/F and can achieve the interface with digital audio systems via optical connector.

■ Ordering Guide

AKD4678-C --- AK4678 Evaluation Board
(A cable for connecting with USB port of PC and a control software are packed with this.)

FUNCTION

- DIR/DIT with optical input/output
- 10pin Header for Digital Audio I/F and PCM I/F (Baseband, Bluetooth)
- 10pin Header for I²C control mode




Figure 1. AKD4678-C Block Diagram

*Circuit diagram and PCB layout are attached at the end of this manual.

■ Component layout




Figure 2. AKD4678-C Component layout

■ Component explanation

1. J1,2 (Mini Jacks)
Output terminal of analog signal
2. J3 (Mini Jacks)
Input terminal of analog signal
3. +4.2V, GND (Power Supply Connector)
Please connect to Power Supply. Each supply line should be distributed from the power supply unit.
4. PORT1, PORT2, PORT3 (10pin Header)
PORT1 (Bluetooth port) : MCLKB, BICKB, LRCKB, SDTOB, SDTIB can output and input from PORT1.
PORT2 (Baseband port) : MCLKA, BICKA, LRCKA, SDTOA, SDTIA can output and input from PORT2.
PORT3 (DSP port) : MCLK, BICK, LRCK, SDTI, SDTO can output and input from PORT3.
5. PORT5, PORT6 (Optical Connectors)
PORT6 (Output) : PORT6 outputs Optical Digital Signal from AK4118A.
PORT5 (Input) : PORT5 inputs Optical Digital Signal from AK4118A.

EVALUATION BORAD

■ Operation Sequence

[1] Power Supply

1) Set up the Power Supply Lines

Name	Color	Power	Function	Other
+4.2V	RED	+4.2V	Regulator	Please be sure to connect.
GND	BLACK	0V	GND	Please be sure to connect.

Table 1 . Set up the Power Supply Line

2) Set up the evaluation mode and jumper pins

See the followings

3) Power on

The AK4678 should be reset once bringing SW1 (PDN) “L” upon power-up.

[2] Evaluation Mode

1). External Slave Mode

- (a) Evaluation of A/D using DIT of AK4118A
- (b) Evaluation of D/A using DIR of AK4118A <default>
- (c) Evaluation of Loop-back using AK4118A
- (d) All interface signals including master clock are fed externally

2). External Master Mode

- (a) Evaluation of A/D using DIT of AK4118A
- (b) Evaluation of D/A using DIR of AK4118A
- (c) Evaluation of Loop-back using AK4118A
- (d) All interface signals including master clock are fed externally

3). PLL Slave Mode

- (a) All interface signals including master clock are fed externally

4). PLL Master Mode

- (a) All interface signals including master clock are fed externally

5). PCM I/F A&B

- (a) All interface signals including master clock are fed externally

[3] Jumper Pin and SW Setting

[2] Evaluation Mode

(2-1). External Slave Mode

In case of AK4678 evaluation using AK4118A, it is necessary to correspond to audio interface format for AK4678 and AK4118A. Audio Interface Format of AK4678 refer to datasheet and Audio Interface Format of AK4118A refer to [Table 3](#), respectively.

In the case evaluation mode sets to Ext Slave Mode, AK4118A set to Master Mode and register setup for AK4678 set to Ext Slave Mode.

Please refer to the data sheet about a register setup of AK4678.




Figure 3. EXT Slave Mode

(a) Evaluation of A/D using DIT of AK4118A

X1(X'TAL) and PORT6 (DIT) are used. Nothing should be connected to PORT5 (DIR) and PORT3 (DSP). MCLK, BICK and LRCK are supplied from AK4118A, AK4678 supplies SDTO to AK4118A.




Figure 4. JP Setting - 1

(b) Evaluation of D/A using DIR of AK4118A <default>

PORT5 (DIR) is used. Nothing should be connected to PORT3 (DSP) and PORT6 (DIT). MCLK, BICK, LRCK, SDTI are supplied from AK4118A.




Figure 5. JP Setting - 2

(c) Evaluation of Loop-back using AK4118A

X1(X'TAL) is used. Nothing should be connected to PORT5 (DIR), PORT3 (DSP) and PORT6 (DIT). MCLK, BICK and LRCK are supplied from AK4118A, SDTO is loopback to SDTI.




Figure 6. JP Setting - 3

※AK4118A accepts more than fs=32kHz. When evaluate AK4678 less than fs=32kHz, Please use the other mode.

- (d) All interface signals including master clock are fed externally
 PORT3 (DSP) is used. Nothing should be connected to PORT5 (DIR) and PORT6 (DIT).
 MCLK, BICK and LRCK are supplied from PORT3, AK4678 supplies SDTO to PORT3.




Figure 7. JP Setting – 4

(2-2). External Master Mode

In case of AK4678 evaluation using AK4118A, it is necessary to correspond to audio interface format for AK4678 and AK4118A. Audio Interface Format of AK4678 refer to datasheet and Audio Interface Format of AK4118A refer to [Table 3](#), respectively.

In the case evaluation mode sets to Ext Master Mode, AK4118A set to Slave Mode and register setup for AK4678 set to Ext Master Mode.

Please refer to the data sheet about a register setup of AK4678.




Figure 8. EXT Master Mode

- (a) Evaluation of A/D using DIT of AK4118A
 X1(X'TAL) and PORT6 (DIT) are used. Nothing should be connected to PORT5 (DIR) and PORT3 (DSP).
 MCLK is supplied from AK4118A, AK4678 supplies BICK, LRCK and SDTO to AK4118A.




Figure 9. JP Setting – 5

- (b) Evaluation of D/A using DIR of AK4118A
 PORT5 (DIR) is used. Nothing should be connected to PORT3 (DSP) and PORT6 (DIT).
 MCLK and SDTI are supplied from AK4118A, AK4678 supplies BICK and LRCK to AK4118A.



Figure 10. JP Setting – 6

(c) Evaluation of Loop-back using AK4118A

X1(X'TAL) is used. Nothing should be connected to PORT5 (DIR), PORT3 (DSP) and PORT6 (DIT).
MCLK is supplied from AK4118A, AK4678 supplies BICK and LRCK to AK4118A.
SDTO is loopback to SDTI.




Figure 11. JP Setting – 7

(d) All interface signals including master clock are fed externally

PORT3 (DSP) is used. Nothing should be connected to PORT1 (DIR) and PORT6 (DIT).
MCLK and SDTI are supplied from PORT3, AK4678 supplies BICK, LRCK and SDTO to PORT3.




Figure 12. JP Setting – 8

(2-3). PLL Slave Mode

A reference clock of PLL is selected among the input clocks to BICK pin. The required clock to the AK4678 is generated by an internal PLL circuit.




Figure 13. PLL Slave Mode (PLL Reference Clock: BICK pin)

(a) All interface signals including master clock are fed externally

PORT3 (DSP) is used. Nothing should be connected to PORT5 (DIR) and PORT6 (DIT).
BICK, LRCK and SDTI are supplied from PORT3, AK4678 supplies SDTO to PORT3.
This evaluation mode can use various fs by using the internal PLL circuit.




Figure 14. JP Setting – 9

(2-4). PLL Master Mode

A reference clock of PLL is selected among the input clocks to MCLK pin. The required clock to the AK4678 is generated by an internal PLL circuit.




Figure 15. PLL Master Mode

- (a) All interface signals including master clock are fed externally. PORT3 (DSP) is used. Nothing should be connected to PORT5 (DIR) and PORT6 (DIT). MCLK and SDTI are supplied from PORT3, AK4678 supplies BICK, LRCK and SDTO to PORT3. This evaluation mode can use various fs by using the internal PLL circuit.




Figure 16. JP Setting - 10

(2-5). PCM I/F A&B

The AK4678 has two PCM I/F ports. PCM I/F A, PCM I/F B and Audio I/F can be operated by asynchronous clock because the AK4678 has four SRCs.




Figure 17. PCM I/F A and B

- (a) All interface signals including master clock are fed externally
 When supplying a clock to PCM I/F A, PORT2(Baseband) is used. And PORT1(Bluetooth) is used,
 When supplying a clock to PCM I/F B.
 Nothing should be connected to PORT3(DSP), PORT5(DIR) and PORT6(DIT).

SYNCA, BICKA and SDTIA are supplied from PORT2, SDTOA outputs from PORT2.
 SYNCB, BICKB and SDTIB are supplied from PORT1, SDTOB outputs from PORT1.

[3] Jumper Pin and SW Setting**1). Other Jumper pins Setup**

[JP1 (TVDD_SEL)] : The selection of TVDD.

3.3V : TVDD is supplied 3.3V.

1.8V : TVDD is supplied 1.8V.

[JP2 (Stereo_SEL)] : The selection of output signal to J1(Mini Jack) connector.

Short : Differential Output

Open : Stereo Output

[JP3 (MPWR1_SEL)]: The selection of Mic-power1.

SHORT : MIC-power1 is supplied.

OPEN : MIC-power1 is not supplied. (Default)

[JP4 (MPWR2_SEL)]: The selection of Mic-power2.

SHORT : MIC-power2 is supplied.

OPEN : MIC-power2 is not supplied. (Default)

[JP5 (RIN_SEL)]: The selection of input signal from J3(Mini Jack) connector to AK4678 (RIN ch).

RIN1 : Connect to RIN1/IN1- pin. (Default)

RIN2 : Connect to RIN2/IN2- pin.

RIN3 : Connect to RIN3/IN3- pin.

RIN4 : Connect to RIN4/IN4- pin.

[JP6 (LIN_SEL)]: The selection of input signal from J3(Mini Jack) connector to AK4678 (LIN ch).

LIN1 : Connect to LIN1/IN1+ pin. (Default)

LIN2 : Connect to LIN2/IN2+ pin.

LIN3 : Connect to LIN3/IN3+ pin.

LIN4 : Connect to LIN4/IN4+ pin.

2). SW Setting

Upper-side is “ON(H)” and lower-side is “OFF(L)”.

[S1] (SW DIP-4): AK4118A setting

No.	Name	ON (“H”)	OFF (“L”)	Default
1	DIF2	AK4118A Audio Format Setting See Table 3		ON
2	DIF1			OFF
3	DIF0			OFF
4	OCKS1	AK4118A Master Clock Setting : See Table 4		OFF

Table 2. Mode Setting for AK4678 and AK4118A

DIF2		DIF1		DIF0		DAUX		SDTO		LRCK		BICK				
L		L		L		24bit, Left justified		16bit, Right justified		H/L		O		64fs	O	
L		L		H		24bit, Left justified		18bit, Right justified		H/L		O		64fs	O	
L		H		L		24bit, Left justified		20bit, Right justified		H/L		O		64fs	O	
L		H		H		24bit, Left justified		24bit, Right justified		H/L		O		64fs	O	
H		L		L		24bit, Left justified		24bit, Left justified		H/L		O		64fs	O	Default
H		L		H		24bit, I ² S		24bit, I ² S		L/H		O		64fs	O	
H		H		L		24bit, Left justified		24bit, Left justified		H/L		I		64-128fs	I	
H		H		H		24bit, I ² S		24bit, I ² S		L/H		I		64-128fs	I	

Table 3. Setting for AK4118A Audio Interface Format

OCKS1	MCKO1	X’tal
L	256fs	256fs
H	512fs	512fs

Default

Table 4. Setting for AK4118A Master Clock

■ Board Control

It is possible to control AKD4678-C via general USB port. Connect cable with the U7 (USB Connector) on board and PC.

Control software is packed with this board. The software operation sequence is included in the evaluation board manual.

And it is possible to control AKD4678-C via the printer port (parallel port) of IBM-AT compatible PC. PORT4(CTRL) with PC by 10 wire flat cable packed with the AKD4678-C.




Figure 18. Connection of 10 wire flat cable

■ Analog Input/Output Circuits

(1) Input circuit




Figure 19. Input Circuit

(2) Output circuit

1. HP Output Circuit




Figure 20 . HP Output Circuit

2. Line Output Circuit




Figure 21 .Line Output Circuit

3. Speaker Output Circuit



Figure 22 . Speaker Output Circuit

4. Receiver Output Circuit



Figure 23. Receiver Output Circuit

Control Soft Manual

■ Evaluation Board and Control Soft Settings

1. Set an evaluation board properly.

2. Connect Evaluation board to PC with USB cable.

USB control is recognized as HID (Human Interface Device) on the PC.

When it can not be recognized correctly please Connect Evaluation board to PC with USB cable.

3. Proceed evaluation by following the process below.

4. Start up the control program following the process above.

Note 1. After the evaluation board's power is supplied, the AK4678 must be reset once bring SW1 (PDN) "L" to "H", and Click [Dummy Command] button.

5. The operation screen is shown below.




Figure 24. Window of Control Soft

■ Function Button**[MIC_Input_Record]**

When [MIC_Input_Record] button is clicked,

[LIN2/RIN2 → MICL/R → ADCL/R → ALC → Audio I/F → SDTO] sequence is set up.

Set up the evaluation board is referred to (2-1) External Slave Mode (a) Evaluation of A/D using DIT of AK4118A.
or (d) All interface signals including master clock are fed externally.

[HP_Out]

When [HP_Out] button is clicked,

[SDTI → Audio I/F → 5-band EQ → DATT-A → DACL/R → HPL/HPR] sequence is set up.

Set up the evaluation board is referred to (2-1) External Slave Mode (b) Evaluation of D/A using DIR of AK4118A.
or (d) All interface signals including master clock are fed externally.

[SPK_Out]

When [SPK_Out] button is clicked,

[SDTI → Audio I/F → 5-band EQ → DATT-A → DACL/R → SPP/SPN] sequence is set up.

Set up the evaluation board is referred to (2-1) External Slave Mode (b) Evaluation of D/A using DIR of AK4118A.
or (d) All interface signals including master clock are fed externally.

[Stereo_Line_Out]

When [Stereo_Line_Out] button is clicked,

[SDTI → Audio I/F → 5-band EQ → DATT-A → DACL/R → LOUT/ROUT] sequence is set up.

Set up the evaluation board is referred to (2-1) External Slave Mode (b) Evaluation of D/A using DIR of AK4118A.
or (d) All interface signals including master clock are fed externally.

[PCMIF_AtoB]

When [PCMIF_AtoB] button is clicked,

[SDTIA→PCM I/F A→SRCAI→DATT-C→MIX3→PCM I/F B→SDTOB &
SDTIB→PCM I/F B→BIVOL→MIX2A→MIX2C→SRCAO→PCM I/F A→SDTOA] sequence is set up.

Set up the evaluation board is referred to

(2-5) PCM I/F A&B (a) All interface signals including master clock are fed externally.

[RCV_Out]

When [RCV_Out] button is clicked,

[SDTIA→PCM I/F A→SRCAI→DATT-B→MIX1R→5-Band EQ→DATT-A→DACR→RCP/RCN]
sequence is set up.

Set up the evaluation board is referred to

(2-5) PCM I/F A&B (a) All interface signals including master clock are fed externally.

■Operation Overview

CODEC Function

Function, register map and testing tool can be controlled by this control soft. These controls are selected by upper tabs.

Buttons which are frequently used such as register initializing button “Write Default”, are located outside of the switching tab window. Refer to the Dialog Boxes for details of each dialog box setting.

1. [Port Reset]: For when connecting to USB Cable.
Click this button after the control soft starts up when connecting USB I/F.
2. [Write Default]: Register Initializing
When the device is reset by a hardware reset, use this button to initialize the registers.
3. [All Write]: Executing write commands for all registers displayed.
4. [All Read]: Executing read commands for all registers displayed.
5. [Save]: Saving current register settings to a file.
6. [Load]: Executing data write from a saved file.
7. [All Reg Write]: “All Reg Write” dialog box is popped up.
8. [Data R/W]: “Data R/W” dialog box is popped up.
9. [Sequence]: “Sequence” dialog box is popped up.
10. [Sequence(File)]: “Sequence(File)” dialog box is popped up.
11. [Read]: Reading current register settings and display on to the Register area on the right of the main window.
This is different from [All Read] button, it does not reflect to a register map, only displaying hexadecimal.
12. [Dummy Command]: Write a dummy command
After the evaluation board power is supplied, the AK4678 must be reset once bring SW1 (PDN) “L” to “H”, and then the [Dummy Command] button should be clicked once to reset the register setting of the AK4678.

1. [Function]: Function control

This tab is for function control.

Each operation is executed by the function buttons on the left side of the screen.




Figure 25. Window of [Function]

1-1. Power Management Setting

When [Power Management Setting] button is clicked, the window as shown in Figure 26 opens.

This window is for Power Management Setting.

Refer to the datasheet for register settings of the AK4678.

Setting Name	Power-down	Power-up
Rch ADC power (PMADR bit)	<input checked="" type="radio"/>	<input type="radio"/>
Rch Digital MIC Power (PMDMR bit)	<input checked="" type="radio"/>	<input type="radio"/>
Speaker Amps power (PMRCV bit)	<input checked="" type="radio"/>	<input type="radio"/>
MIX1 Block power (PMMIX bit)	<input checked="" type="radio"/>	<input type="radio"/>
Lch ADC power (PMADL bit)	<input checked="" type="radio"/>	<input type="radio"/>
Lch Digital MIC Power (PMDML bit)	<input checked="" type="radio"/>	<input type="radio"/>
SRCAO power (PMSRBO bit)	<input checked="" type="radio"/>	<input type="radio"/>
Programmable Filter (PMPFIL bit)	<input checked="" type="radio"/>	<input type="radio"/>
Rch Stereo Line Out (PMRO bit)	<input checked="" type="radio"/>	<input type="radio"/>
DAC Output Signal Setting (SPMS bit)	<input checked="" type="radio"/> Stereo	<input type="radio"/> Mono Mixing
SRCAI power (PMSRBI bit)	<input checked="" type="radio"/>	<input type="radio"/>
VCOM (PMVCM bit)	<input checked="" type="radio"/>	<input type="radio"/>
Lch Stereo Line Out (PMLO bit)	<input checked="" type="radio"/>	<input type="radio"/>
Speaker Amps Rch power (PMSPR bit)	<input checked="" type="radio"/>	<input type="radio"/>
PCM I/F B power (PMPCMB bit)	<input checked="" type="radio"/>	<input type="radio"/>
Rch DAC power (PMDAR bit)	<input checked="" type="radio"/>	<input type="radio"/>
Rch Headphone-Amp power (PMHPR bit)	<input checked="" type="radio"/>	<input type="radio"/>
Speaker Amps Lch power (PMSPL bit)	<input checked="" type="radio"/>	<input type="radio"/>
Internal Oscillator power (PMOSC bit)	<input checked="" type="radio"/>	<input type="radio"/>
Lch DAC power (PMDAL bit)	<input checked="" type="radio"/>	<input type="radio"/>
Lch Headphone-Amp power (PMHPL bit)	<input checked="" type="radio"/>	<input type="radio"/>
SRCAO power (PMSRAO bit)	<input checked="" type="radio"/>	<input type="radio"/>
Dynamic Range Control (PMDRC bit)	<input checked="" type="radio"/>	<input type="radio"/>
SRCAI power (PMSRAI bit)	<input checked="" type="radio"/>	<input type="radio"/>
5-band Parametric EQ power (PMEQ bit)	<input checked="" type="radio"/>	<input type="radio"/>
PCM I/F A power (PMPCMA bit)	<input checked="" type="radio"/>	<input type="radio"/>

Close

Figure 26. Window of [Power Management Setting]

1-2. Audio Mode Setting

When [Audio Mode] button is clicked, the window as shown in [Figure 27](#) opens.
This window is for Audio Mode Setting.
Refer to the datasheet for register settings of the AK4678.

Audio Mode Setting

Initialization cycle setting (ADRST bits)
☒ 1059/fs
☐ 267/fs

DMCLK pin clock mode (DCLKE bit)
☒ OFF ("L" output)
☐ Output (64fs)

DAC - Rch to SPK-amp path (DACSR bit)
☒ OFF
☐ ON

DAC - Lch to SPK-amp path (DACSL bit)
☒ OFF
☐ ON

DAC - Rch to RCV-Amp path (DACRR bit)
☒ OFF
☐ ON

DAC - Lch to RCV-Amp path (DACRL bit)
☒ OFF
☐ ON

DAC - Rch to Lineout path (DACR bit)
☒ OFF
☐ ON

DAC - Lch to Lineout path (DACL bit)
☒ OFF
☐ ON

Lineout power save mode (LOPS bit)
☒ OFF
☐ ON

Digital Data path select
☐ Recording Mode 1
☐ Recording Mode 1 & Playback Mode 2
☐ Playback Mode 1
☐ Playback Mode 2
☒ N/A

Close

Figure 27. Window of [Audio Mode Setting]

1-3. System Clock, Audio I/F Setting

When [PLL Setting] button is clicked, the window as shown in Figure 28 opens.

This window is for System Clock and Audio I/F Setting

Refer to the datasheet for register settings of the AK4678.

PLL Setting

Mode

PMPLL:PLL PowerMagement

M/S:Master / Slave Mode

☐ PLL Master Mode

☐ PLL Slave Mode

☒ EXT Slave Mode

☐ EXT Master Mode

PLL Reference Clock Select (PLL3-0 bits)

Mode: Mode6 : MCKI pin , 12MHz , 10ms

Clock Input Pin: MCKI pin

Input Frequency: 12MHz

PLL Lock Time: 10ms

MCKI Frequency Select at EXT Mode (CM1-0 bits)

☒ 256fs

☐ 512fs

☐ 1024fs

☐ 256fs

Sampling Frequency Select (FS3-0 bits)

Mode: Mode0 : 8kHz

BICK Output Frequency Select (BCKO bit)

☒ 32fs

☐ 64fs

Audio Interface Format (DIF1-0 bits)

Mode: Mode2: 24bit MSB , 24bit MSB , H/L , >=48fs

SDTO: 24bit MSB

SDTI: 24bit MSB

LRCK: H/L

BICK: >=48fs

BCKP: BICK Polarity at DSP Mode

☒ SDTO is output by the rising edge of BICK and SDTI is latched by the falling edge.

☐ SDTO is output by the falling edge of BICK and SDTI is latched by the rising edge.

MSBS: LRCK Phase at DSP Mode

☒ The rising edge of LRCK is half clock of BICK before the channel change.

☐ The rising edge of LRCK is one clock of BICK before the channel change.

Close

Figure 28. Window of [PLL Setting]

1-4. MIC Setting

When [MIC Setting] button is clicked, the window as shown in [Figure 29](#) opens.

This window is for MIC Setting.

Refer to the datasheet for register settings of the AK4678.




Figure 29. Window of [MIC Setting]

1-5. ALC Setting

When [ALC Setting] button is clicked, the window as shown in Figure 30 opens.

This window is for ALC setting.

Refer to the datasheet for register settings of the AK4678.

ALC Setting

ALC

ALC Select

☒ ALC Disable

☐ ALC Enable

ALC Output Level (LMTH1-0 bits)

ALC Limiter Detection Level
Recovery Counter Reset Level

☒ -2.5dBFS, -4.1dBFS

☐ -4.1dBFS, -6.0dBFS

☐ -6.0dBFS, -8.5dBFS

☐ -8.5dBFS, -12dBFS

REF Volume (REF7-0 bits)

+36dB

0dB

-54dB

MUTE

+30.000 dB

Recovery

ALC Recovery operation Waiting Period (VTM2-0 bits)

fs: 8kHz 16kHz 44.1kHz

128/fs 16.0 ms 8.0 ms 2.9 ms

ALC Recovery Gain Step (RGAIN1-0 bits) 1 step / 0.375 dB

ALC Fast Recovery (RFST1-0 bits) x4 speed

ALC Fast Recovery Enable (FR bit) Enable

ALC Zero Crossing Timeout Period

fs: 8kHz 16kHz 44.1kHz

128/fs 16.0 ms 8.0 ms 2.9 ms

Limiter

ALC Limiter ATT Step (LMAT1-0 bits)

ATT Step 0

ALC1 Output >= LMTH 1

ALC1 Output >= FS 1

ALC1 Output >= FS + 6dB 1

ALC1 Output >= FS + 12dB 1

ALC Fast Limiter (LFST bit) OFF

Limiter zero crossing detection (ZELMN bit) Enable

Close

Figure 30. Window of [ALC Setting]

1-6. Volume Setting

When [Volume Setting] button is clicked, the window as shown in Figure 31 opens.

This window is for Volume setting.

Refer to the datasheet for register settings of the AK4678.




Figure 31. Window of [Volume Setting]

Register map

10H	RCVG3	RCVG2	RCVG1	RCVG0	SPKG3	SPKG2	SPKG1	SPKG0
11H	IVL7	IVL6	IVL5	IVL4	IVL3	IVL2	IVL1	IVL0
12H	IVR7	IVR6	IVR5	IVR4	IVR3	IVR2	IVR1	IVR0

Volume Control by Pull-down Menu




Figure 32. Volume Control by Pull

The volume can be controlled by slide bars.
Register writing is made on every slide bar move.

After the volume slide is moved, it is reflected on to the register map and data writing dialog box.

The volume can also be changed by writing a value in a dialog box. The slide bar is moved to the value that written in the dialog box. Use the mouse or arrow keys on the keyboard for small adjustments.

1-7. Digital Filter Setting

When [Digital Filter Setting] button is clicked, the window as shown in [Figure 33](#) opens.
Refer to the datasheet for register settings of the AK4679A.
A calculation of a coefficient of Digital Programmable Filters such as HPF / LPF and EQ filters,
a register writing and a frequency response checking of HPF / LPF and EQ filter can be made.




Figure 33. Window of [Digital Filter Setting]

1-7-1. Parameter Setting

(1) Please set a parameter of each Filter.

Parameter	Function	Setting Range
Sampling Rate	Sampling frequency (fs)	$7350\text{Hz} \leq f_s \leq 48000\text{Hz}$
HPF		
Cut Off Frequency	High pass filter cut off frequency	$f_s/1000 \leq \text{Cut Off Frequency} \leq (0.497 * f_s)$
HPF2		
Cut Off Frequency	Low pass filter cut off frequency	$f_s/1000 \leq \text{Cut Off Frequency} \leq (0.497 * f_s)$
FIL3		
Cut Off Frequency	FIL3 cut off frequency	$f_s/10000 \leq \text{Cut Off Frequency} \leq (0.497 * f_s)$
Gain	Gain	$-10 \leq \text{Gain} < 0$
EQ for Gain Compensation(EQ0)		
Pole Frequency	EQ0 Pole Frequency	$f_s/10000 \leq \text{Cut Off Frequency} \leq (0.497 * f_s)$
Zero-point Frequency	EQ0 Zero-point Frequency	$f_s/10000 \leq \text{Cut Off Frequency} \leq (0.497 * f_s)$
Gain	Gain	$-20 \leq \text{Gain} < 12$
3 Band Equalizer		
EQ1-3 Center Frequency	EQ1-3 Center Frequency	$0\text{Hz} \leq \text{Center Frequency} < (0.497 * f_s)$
EQ1-3 Band Width	EQ1-3 Band Width (Note 2)	$1\text{Hz} \leq \text{Band Width} < (0.497 * f_s)$
EQ1-3 Gain	EQ1-3 Gain (Note 3)	$-1 \leq \text{Gain} < 3$
DAC 5-Band Equalizer		
Center Frequency	LPF1 EQ1-5 HPF1 Center Frequency	$f_s/1000 \leq \text{Cut Off Frequency} < (0.497 * f_s)$
Band Width	EQ2-4 Band Width	$1\text{Hz} \leq \text{Band Width} < (0.497 * f_s)$
Gain	LPF1 EQ1-5 HPF1 Gain	$-12 \leq \text{Gain} \leq 12$

Note 2. Gain difference is a bandwidth of 3dB from center frequency.

Note 3. When the gain is smaller than 0, EQ becomes a notch filter.

(2) “HPFAD Enable”, “HPF Enable”, “LPF Enable” “FIL3 Enable”, “EQ0 Enable”, “EQ1”, “EQ2”, “EQ3”.

Please set ON/OFF of Filter with a check button. When checked it, Filter becomes ON. When “Notch Filter Auto Correction” is checked, perform automatic correction of the center frequency of the notch filter is executed.




Figure 34. Filter ON/OFF setting button

1-7-2. Calculation of Register

Register set value is displayed when push a [Register Setting] button. When a value out of a setting range is set, error message is displayed, and a calculation of register setting is not carried out.

Register Setting for Filter

Register Setting

HPF2	LPF	FIL3	EQ0
29H F1A7-0 bits: 0xa9	2DH F2A7-0 bits: 0xa8	31H F3A7-0 bits: 0xa2	35H E0A7-0 bits: 0x5b
2AH F1A13-8 bits: 0x1f	2EH F2A13-8: 0x14	32H F3AS F3A13-8 bits: 0x03	36H E0A15-8 bits: 0x23
2BH F1B7-0 bits: 0xad	2FH F2B7-0 bits: 0x50	33H F3B7-0 bits: 0x80	37H E0B7-0 bits: 0x07
2CH F1B13-8 bits: 0x20	30H F2B13-8 bits: 0x09	34H F3B13-8 bits: 0x2e	38H E0B13-8 bits: 0x28
			39H E0C7-0 bits: 0xaa
			3AH E0C15-8 bits: 0xec

Close

3 Band Notch Register Setting

EQ1	EQ2	EQ3
3BH E1A7-0 bits: 0x00	41H E2A7-0 bits: 0x00	47H E3A7-0 bits: 0x00
3CH E1A15-8 bits: 0x00	42H E2A15-8 bits: 0x00	48H E3A15-8 bits: 0x00
3DH E1B7-0 bits: 0x21	43H E2B7-0 bits: 0xc1	49H E3B7-0 bits: 0x3c
3EH E1B15-8 bits: 0x35	44H E2B15-8 bits: 0x2f	4AH E3B15-8 bits: 0x22
3FH E1C7-0 bits: 0xe6	45H E2C7-0 bits: 0xe6	4BH E3C7-0 bits: 0xe6
40H E1C15-8 bits: 0xe0	46H E2C15-8 bits: 0xe0	4CH E3C15-8 bits: 0xe0

5 Band EQ Register Setting

EQ1	EQ2	EQ3	EQ4	EQ5
50H 5E1A7-0 bits: 0x3a	54H 5E2A7-0 bits: 0x1d	5AH 5E3A7-0 bits: 0x73	60H 5E4A7-0 bits: 0x85	66H 5E5A7-0 bits: 0x2c
51H 5E1A13-8: 0x00	55H 5E2A15-8 bits: 0x00	5BH 5E3A15-8: 0x00	61H 5E4A15-8: 0x01	67H 5E5A13-8 bits: 0x11
52H 5E1B7-0 bits: 0x74	56H 5E2B7-0 bits: 0xbb	5CH 5E3B7-0 bits: 0x76	62H 5E4B7-0 bits: 0x89	68H 5E5B7-0 bits: 0xa9
53H 5E1B13-8: 0x20	57H 5E2B15-8 bits: 0x3f	5DH 5E3B15-8: 0x3e	63H 5E4B15-8: 0x35	69H 5E5B13-8: 0x3d
	58H 5E2C7-0 bits: 0x3a	5EH 5E3C7-0 bits: 0xe6	64H 5E4C7-0 bits: 0x0b	
	59H 5E2C15-8 bits: 0xe0	5FH 5E3C15-8: 0xe0	65H 5E4C15-8: 0xe3	

Figure 35. Register setting calculation result

Followings are the cases when a register set value is updated.

- (1) When [Register Setting] button was pushed.
- (2) When [Frequency Response] button was pushed.
- (3) When [UpDate] button was pushed on a frequency characteristic indication window.
- (4) When set ON/OFF of a check button "Notch Filter Auto Correction"

1-7-3. Indication of Frequency Characteristic

Frequency characteristic is displayed when push a [F Response] button. Then, a register set point is also updated. Change "Frequency Range", and indication of a frequency characteristic is updated when push a [UpDate] button.




Figure 36. Frequency Characteristic Indication Result

1-7-4. Filter Setting

(a) 3-band Equalizer, DAC 5-band Equalizer

The filter setting can be executed by dragging the number to each equalizers in the mouse.

Band Width can be adjusted in the operation of Center Frequency, K and Gain right-clicking in the operation of the left-click.




Figure 37. Filter Setting (Right-clicking operation)




Figure 38. Filter Setting (Left-clicking operation)




Figure 39. Filter Setting (Gain-Control operation)

1-8. DRC Setting

When [DRC Setting] button is clicked, the window as shown in opens.
 This window is for DRC setting.
 Refer to the datasheet for register settings of the AK4678.

The screenshot shows the 'DRC Function' window with the following settings:

- Sampling Rate:** 44100 Hz
- Reg Map to Fc/Plot:** ☐
- Write:** Button
- Noise Suppression:**
 - ☒ Noise Suppression Enable(NSCE bit)
 - ☐ NSLPF LPF fc: 4000 Hz
 - ☐ NSHPF HPF fc: 150 Hz
 - Averaging Filter(Normal): 1024/fs
 - Averaging Filter(NS): 16/fs
 - Attenuation Speed: 11.7dB/s xfs/44.1kHz
 - Recovery Speed: 3.0dB/ms xfs/44.1kHz
- Dynamic Volume Control:**
 - ☐ DVLC Enable 2nd Order
 - Low Frequency Range : LPF Off fc: 600 Hz
 - Middle Frequency Range : HPF ByPass fc: 150 Hz
 - LPF ByPass fc: 6000 Hz
 - High Frequency Range : HPF Off fc: 1500 Hz
 - Averaging Filter: 2048/fs
 - Attenuation Speed: 46.8dB/s xfs/44.1kHz
 - Recovery Speed: 2.92dB/s xfs/44.1kHz
 - ☐ fc Auto
- DRC:**
 - DRC Level: OFF
 - Attenuation Speed: 0.7dB/ms xfs/44.1kHz
 - Recovery Speed: 5.9dB/s xfs/44.1kHz
- Buttons:** F Response, DRC Curve, Close

Figure 40. Window of [DRC Setting]

1-8-1. Parameter Setting

- (1) Please set a parameter of each Filter and Gain.

Parameter	Function	Setting Range
Sampling Rate	Sampling frequency (fs)	$7350\text{Hz} \leq \text{fs} \leq 48000\text{Hz}$
Noise Suppression		
LPF	Low pass filter cut off frequency	$\text{fs}/10000 \leq \text{Cut Off Frequency} \leq (0.497 * \text{fs})$
HPF	High pass filter cut off frequency	$\text{fs}/10000 \leq \text{Cut Off Frequency} \leq (0.497 * \text{fs})$
Gain	Reference Value Setting	$-9 \leq \text{Gain} < -54$ (Note 4)
Threshold Level	Noise Suppression Threshold Low/High Level	$-82.5 \leq \text{Threshold Level} < -36.0$ (Note 5)
Dynamic Volume Control		
Low Frequency Range		
LPF	Low pass filter cut off frequency	$\text{fs}/10000 \leq \text{Cut Off Frequency} \leq (0.497 * \text{fs})$
Volume Control	Volume point setting	$-70.5 \leq \text{Gain} < 0$ (Note 6)
Middle Frequency Range		
LPF	Low pass filter cut off frequency	$\text{fs}/10000 \leq \text{Cut Off Frequency} \leq (0.497 * \text{fs})$
HPF	High pass filter cut off frequency	$\text{fs}/10000 \leq \text{Cut Off Frequency} \leq (0.497 * \text{fs})$
Volume Control	Volume point setting	$-70.5 \leq \text{Gain} < 0$
High Frequency Range		
HPF	High pass filter cut off frequency	$\text{fs}/10000 \leq \text{Cut Off Frequency} \leq (0.497 * \text{fs})$
Volume Control	Volume point setting	$-70.5 \leq \text{Gain} < 0$

Note 4. Gain step of “Reference Value of Noise Suppression” is 3dB.

Note 5. Gain step of “Threshold level Value of Noise Suppression” is 3dB.

Note 6. Gain step of “Volume point Value of Dynamic Volume Control” is 3dB.

- (2) When “NSLPF” button is checked, the filter is enabled. When “NSHPF” button is checked, the filter is enabled. When “DVLC Enable” button is checked, the filters of Low/Middle/High Range are enabled according to setting of pull-down menu. When “fc Auto” button is checked, the frequency response of low frequency and high frequency ranges becomes flat automatically.



Figure 41. Filter ON/OFF setting button

1-8-2. Frequency Response

Frequency characteristic is displayed when pushing a [F Response] button. Then, a register set point is also updated. When changing “Frequency Range”, frequency characteristic indication window is updated after [UpDate] button is pushed.




Figure 42. A frequency characteristic indication result

Followings are the cases when a register set value is updated.

- (1). When [Register Setting] button was pushed.
- (2). When [Frequency Response] button was pushed.
- (3). When [UpDate] button was pushed on a frequency characteristic indication window.
- (4). When set ON/OFF of a check button “fc Auto”

1-8-3. Filter Setting

The filter setting can be executed by checking the “NSLPPF”, “NSHPF” or “DVLC Enable” button.

Band width can be adjusted in the operation of Center Frequency in the operation of the left-click and Filter selecting in the [DRC Setting] window.




Figure 43. Filter Setting (Left-clicking operation)




Figure 44. Filter Setting (Filter Selecting)

1-8-4. Noise Suppression

Noise Suppression Control is displayed when “NS” button is checked after [DRV Curve] button is pushed. Then, a register set point is also updated.

Noise Suppression Threshold Low Level and Reference Value can be adjusted by the left-click.




Figure 45. Noise Suppression Setting

1-8-5. Dynamic Volume Control

Dynamic Volume is displayed when “LOW”, ”MIDDLE” or “HIGH” buttons in “DVLC” is checked after [DRV Curve] button is pushed.
Then, a register set point is also updated.

Dynamic Volume Control Points can be adjusted by the left-click.




Figure 46. DVLC Curve Setting

1-8-6. Dynamic Range Control

Dynamic Range Control is displayed when “DRC” button is checked after [DRV Curve] button is pushed. Then, a register set point is also updated.

Dynamic Range Compression Level can be adjusted by the left-click.




Figure 47. Dynamic Range Control Setting

2. [REG]: Register Map

This tab is for a register writing and reading.

Each bit on the register map is a push-button switch.

Button Down indicates “H” or “1” and the bit name is in red (when read only it is in deep red).

Button Up indicates “L” or “0” and the bit name is in blue (when read only it is in gray)

Gray out registers are Read Only registers. They can not be controlled.

The registers which is not defined in the datasheet are indicated as “---”.




Figure 48. Window of [REG]

[Write]: Data Writing Dialog

It is for when changing two or more bits on the same address at the same time.

Click [Write] button located on the right of the each corresponded address for a pop-up dialog box.

When checking the checkbox, the register will be “H” or “1”, when not checking the register will be “L” or “0”.
Click [OK] to write setting value to the registers, or click [Cancel] to cancel this setting.




Figure 49. Window of [Register Set]

[Read]: Data Read

Click [Read] button located on the right of the each corresponded address to execute register reading.

After register reading, the display will be updated regarding to the register status.

Button Down indicates “H” or “1” and the bit name is in red (when read only it is in deep red).

Button Up indicates “L” or “0” and the bit name is in blue (when read only it is in gray)

Please be aware that button statuses will be changed by Read command.

3. [Tool]: Test tool

This tab screen is for evaluation testing tool.

Click buttons for each testing tool.




Figure 50. Window of [Tool]

[Repeat Test]: Repeat Test Dialog

Click [Repeat Test] button to open repeat test setting dialog box.

A repetition write test of the setting register files can be applied.

The image shows a 'Repeat Test' dialog box with the following fields and controls:

- Address:** Input field with '00' and a unit 'H'.
- Start Data:** Input field with '00' and a unit 'H'.
- End Data:** Input field with 'FF' and a unit 'H'.
- Step:** Input field with '01' and a unit 'H'.
- Repeat Count:** Input field with '10'.
- Up and Down:** A checked checkbox.
- Sampling Frequency:** A dropdown menu showing '48kHz'.
- Count:** Input field with '0'.
- Lch Level:** Input field with '0.00' and a unit 'dB'.
- Buttons:** 'Start' and 'Close' buttons are located on the right side of the dialog.

Figure 51. Window of [Repeat Test]

- [Start] : When [Start] button is clicked,
The dialog of saving test data settings as a file is shown.
Please set the file name.
After setting save file, repeat test is started.
- [Close] : Close this dialog and finish the process.
- [Address] : Input data address in hexadecimal numbers for data writing.
- [Start Data] : Input start data address in hexadecimal numbers for data writing.
- [End Data] : Input finish data address in hexadecimal numbers for data writing.
- [Step] : Rewrite data at intervals of step.
- [Repeat Count] : Set the count of repetition write test.
- [Up and Down] : Set the data flow at 1 count.

Click [OK] to write setting value to the registers, or click [Cancel] to cancel this setting.

- Click [OK] : After rewrite the intervals of step from Start Data to End Data,
Rewrite the intervals of step from End Data to Start Data.
[Execution example] Start Data = 00, End Data = 05, Step = 1, []...Test Flow of 1 count.
Data Flow : [00→01→02→03→04→05→05→04→03→02→01→00] × Repeat Count
- Click [Cancel] : Rewrite the intervals of step from Start Data to End Data.
[Execution example] Start Data = 00, End Data = 05, Step = 1, []...Test Flow of 1 count
Data Flow : [00→01→02→03→04→05] × Repeat Count

[Sampling Frequency] : Select the sampling frequency 44.1kHz or 48kHz.

[Count] : Show the count under test execution.

[Lch Level] : Show the Lch Level under test execution.

[Loop Setting] : [Loop] Dialog

Click [Loop Setting] button to open loop setting dialog box.

Write test of the setting register files can be applied.




Figure 52. Window of [Loop]

■ Dialog Boxes

[All Reg Write]

Click [All Reg Write] button in the main window to open register setting files.
Register setting files saved by [SAVE] button can be applied.




Figure 53. Window of [All Register Write]

[Open (left)]	: Selecting a register setting file (*.akr).
[Write]	: Executing register writing.
[Write All]	: Executing all register writings. Writings are executed in descending order.
[Help]	: Help window is popped up.
[Save]	: Saving the register setting file assignment. The file name is "*.mar".
[Open (right)]	: Opening a saved register setting file assignment "*. mar".
[Close]	: Closing the dialog box and finish the process.

*Operating Suggestions

- (1) Those files saved by [Save] button and opened by [Open] button on the right of the dialog "*.mar" should be stored in the same folder.
- (2) When register settings are changed by [Save] button in the main window, re-read the file to reflect new register settings.

[Data R/W]

Click the [Data R/W] button in the main window for data read/write dialog box.
Data write is available to specified address.




Figure 54. Window of [Data Read/Write]

Address Box : Input data address in hexadecimal numbers for data writing.

Data Box : Input data in hexadecimal numbers.

Mask Box : Input mask data in hexadecimal numbers.
This is “AND” processed input data.

[Write] : Writing to the address specified by “Address” box.

[Close] : Closing the dialog box and finish the process.
Data writing can be cancelled by this button instead of [Write] button.

*The register map will be updated after executing [Write] or [Read] commands.

[Sequence]

Click [Sequence] button to open register sequence setting dialog box.

Register sequence can be set in this dialog box.

	Address	Data	Mask	Interval	Select		Address	Data	Mask	Interval	Select
1	00 H	00 H	FF H	0 ms	No_use	16	00 H	00 H	FF H	0 ms	No_use
2	00	00	FF	0	No_use	17	00	00	FF	0	No_use
3	00	00	FF	0	No_use	18	00	00	FF	0	No_use
4	00	00	FF	0	No_use	19	00	00	FF	0	No_use
5	00	00	FF	0	No_use	20	00	00	FF	0	No_use
6	00	00	FF	0	No_use	21	00	00	FF	0	No_use
7	00	00	FF	0	No_use	22	00	00	FF	0	No_use
8	00	00	FF	0	No_use	23	00	00	FF	0	No_use
9	00	00	FF	0	No_use	24	00	00	FF	0	No_use
10	00	00	FF	0	No_use	25	00	00	FF	0	No_use
11	00	00	FF	0	No_use						
12	00	00	FF	0	No_use						
13	00	00	FF	0	No_use						
14	00	00	FF	0	No_use						
15	00	00	FF	0	No_use						

Start Step: 1

Buttons: Start, Help, Save, Open, Close

Figure 55. Window of [Sequence]

Sequence Setting

Set register sequence by following process bellow.

(1)Select a command

Use [Select] pull-down box to choose commands.

Corresponding boxes will be valid.

< Select Pull-down menu >

- No_use : Not using this address
- Register : Register writing
- Reg(Mask) : Register writing (Masked)
- Interval : Taking an interval
- Stop : Pausing the sequence
- End : Finishing the sequence

(2)Input sequence

[Address] : Data address

[Data] : Writing data

[Mask] : Mask

[Data] box data is ANDed with [Mask] box data. This is the actual writing data.

When Mask = 0x00, current setting is hold.

When Mask = 0xFF, the 8bit data which is set in the [Data] box is written.

When Mask = 0x0F, lower 4bit data which is set in the [Data] box is written.

Upper 4bit is hold to current setting.

[Interval] : Interval time

Valid boxes for each process command are shown bellow.

· No_use	: None
· Register	: [Address], [Data], [Interval]
· Reg(Mask)	: [Address], [Data], [Mask], [Interval]
· Interval	: [Interval]
· Stop	: None
· End	: None

Control Buttons

The function of Control Button is shown bellow.

[Start]	: Executing the sequence
[Help]	: Opening a help window
[Save]	: Saving sequence settings as a file. The file name is “*.aks”.
[Open]	: Opening a sequence setting file “*.aks”.
[Close]	: Closing the dialog box and finish the process.

Stop of the Sequence

When “Stop” is selected in the sequence, processing is paused and it starts again when [Start] button is clicked. Restarting step number is shown in the “Start Step” box. When finishing the process until the end of sequence, “Start Step” will return to “1”.

The sequence can be started from any step by writing the step number to the “Start Step” box. Write “1” to the “Start Step” box and click [Start] button, when restarting the process from the beginning.

[Sequence(File)]

Click [Sequence(File)] button to open sequence setting file dialog box.

Those files saved in the “Sequence setting dialog” can be applied in this dialog.




Figure 56. Window of [Sequence(File)]

- [Open (left)] : Opening a sequence setting file (*.aks).
- [Start] : Executing the sequence setting.
- [Start All] : Executing all sequence settings.
Sequences are executed in descending order.
- [Help] : Pop up the help window.
- [Save] : Saving sequence setting file assignment. The file name is “*.mas”.
- [Open(right)] : Opening a saved sequence setting file assignment “*. mas”.
- [Close] : Closing the dialog box and finish the process.

***Operating Suggestions**

- (1) Those files saved by [Save] button and opened by [Open] button on the right of the dialog “*.mas” should be stored in the same folder.
- (2) When “Stop” is selected in the sequence the process will be paused and a pop-up message will appear. Click “OK” to continue the process.



Figure 57. Window of [Sequence Pause]

Measurement Result

[Measurement condition]

- Measurement Unit : Audio Precession System Two Cascade
- MCLK : 11.2896MHz
- BICK : 64fs
- fs : 44.1kHz
- Power Supply : AVDD=DVDD=PVDD=TVDD=1.8V, SVDD=4.2V
- Band Width : 22Hz ~ 20kHz
- Measurement Mode : External Slave Mode
- Temperature : Room Temperature

[Measurement Result]**1. ADC**

a). LIN1, RIN1 pins, MGNL=MGNR=+18dB

Parameter	Result		Unit
	Lch	Rch	
S/(N+D) (-1dBFS Input)	79.4	79.7	dB
D-Range (-60dBFS Input, A-weighted)	87.2	87.2	dB
S/N (A-weighted)	87.5	87.6	dB
Interchannel Isolation	106.8	104.8	dB

b). LIN2, RIN2 pins, MGNL=MGNR=0dB

Parameter	Result		Unit
	Lch	Rch	
S/(N+D) (-1dBFS Input)	81.0	81.4	dB
D-Range (-60dBFS Input, A-weighted)	92.3	92.4	dB
S/N (A-weighted)	93.4	93.4	dB
Interchannel Isolation	110.7	103.5	dB

2. DAC

a) Line out (LOUT/ROUT pins, LVL=0dB, $R_L=20k\Omega$)

Parameter	Result		Unit
	Lch	Rch	
S/(N+D) (0dBFS Input)	81.6	81.0	dB
S/N (A-weighted)	92.3	92.3	dB
Interchannel Isolation	91.8	92.3	dB

b) Mono Line Out (LOP/LON pins, LVL=0dB, $R_L=20k\Omega$)

Parameter	Result	Unit
S/(N+D) (0dBFS Input)	73.5	dB
S/N (A-weighted)	95.8	dB

c) Mono Receiver Out (RCP/RCN pins, RCVG=-6dB, $R_L=32\Omega$)

Parameter	Result	Unit
S/(N+D) (0dBFS Input)	58.8	dB
S/(N+D) (0dBFS Input, RCVG=0dB)	37.7	dB
S/N (A-weighted)	95.1	dB
Output Noise Level (RCVG=-9dB)	-100.8	dBV

d) HP Out (HPL/HPR pins, HPG=0dB, $R_L=32\Omega$)

Parameter		Result Lch / Rch	Unit
Output Power ($R_L=32\Omega$)	HPG=-4dB	9.3 / 9.6	mW
	HPG=0dB	23.4 / 24.2	
Output Power ($R_L=16\Omega$)	HPG=-4dB	17.6 / 18.9	mW
	HPG=0dB	38.1 / 41.3	
S/(N+D) ($R_L=32\Omega$)	HPG=-4dB	70.1 / 69.5	dB
	HPG=0dB	42.5 / 46.5	
S/(N+D) ($R_L=16\Omega$)	HPG=-4dB	64.7 / 64.0	dB
	HPG=0dB	20.2 / 20.1	
S/N (A-weighted)		95.0 / 94.7	dB
Output Noise Level (A-weighted, HPG=-14dB)		-107.1 / -107.1	dBV
Interchannel Isolation		99.6 / 103.0	dB

e) SPK Out (SPP/SPN pins, SPKG=-6dB, $R_L=8\Omega+10\mu\text{H}$)

Parameter		Result	Unit
Output Power	SVDD=5.0V THD+N=10% SPKG=-3dBFS	1.53	W
	SVDD=4.2V THD+N=10% SPKG=-3dBFS	1.07	
	SVDD=4.2V THD+N=1% SPKG=0dBFS	0.87	
	SVDD=3.7V THD+N=1% SPKG=-6dBFS	0.67	
Output Voltage (-3dBFS Input)		5.48	V _{pp}
S/(N+D) (SVDD=3.7V, $P_o=0.35\text{W}$)		58.3	dB
Output Noise Level (A-Weighted)		-82.3	dBV

REVISION HISTORY

Date (YY/MM/DD)	Manual Revision	Board Revision	Reason	Page	Contents
13/03/19	KM114000	0	First Edition		

————— IMPORTANT NOTICE —————

0. Asahi Kasei Microdevices Corporation (“AKM”) reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document (“Product”), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. **AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.**
2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
3. Though AKM works continually to improve the Product’s quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.

