

TPS22976 5.7V、6A、14mΩ 导通电阻双通道负载开关

1 特性

- 集成双通道负载开关
- 输入电压范围：0.6V 至 V_{BIAS}
- V_{BIAS} 电压范围：2.5V 至 5.7V
- 导通电阻
 - $R_{ON} = 14m\Omega$ ($V_{IN} = 0.6V$ 至 $5V$, $V_{BIAS} = 5V$ 时的典型值)
 - $R_{ON} = 18m\Omega$ ($V_{IN} = 0.6V$ 至 $2.5V$, $V_{BIAS} = 2.5V$ 时的典型值)
- 每通道最大 6A 持续开关电流
- 静态电流
 - $37\mu A$ ($V_{IN} = V_{BIAS} = 5V$ 时双通道的典型值)
 - $35\mu A$ ($V_{IN} = V_{BIAS} = 5V$ 时单通道的典型值)
- 控制输入阈值，支持使用 1.2V、1.8V、2.5V 和 3.3V 逻辑器件
- 可配置的上升时间
- 热关断
- 快速输出放电 (QOD) (可选)
- 带有散热焊盘的 14 引脚小外形尺寸无引线 (SON) 封装
- 根据 JESD 22 测试得出的静电放电 (ESD) 性能
 - 2kV 人体放电模式 (HBM) 和 1kV 器件充电模型 (CDM)

2 应用

- Ultrabook™
- 笔记本电脑和上网本
- 平板电脑
- 机顶盒和家庭网关
- 电信系统
- 固态硬盘 (SSD)

3 说明

TPS22976 产品系列包括 2 款器件：TPS22976 和 TPS22976N。每款器件都是一个接通受控的双通道负载开关。此器件包含两个可在 0.6V 至 5.7V 输入电压范围内运行的 N 沟道 MOSFET，并且每通道可支持最大 6A 的持续电流。每个开关可由一个导通/关断输入 (ON1 和 ON2) 独立控制，此输入可与低压控制信号直接连接。TPS22976 能够在结温超出阈值时热关断，以此关断开关。开关会在结温稳定在安全范围内时再次导通。此外，TPS22976 还包含一个可选 230Ω 片上负载电阻，用于在此开关被关断时进行快速输出放电。


TPS22976 采用小型、节省空间的 3mm × 2mm 14-SON (DPU) 封装，此类封装集成有散热焊盘，支持较高功耗。器件在自然通风环境下的额定运行温度范围为 -40°C 至 105°C。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS22976 TPS22976N	WSON (14)	3.00mm x 2.00mm

(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

应用电路



Copyright © 2016, Texas Instruments Incorporated



目录

1	特性	1	9.2	Functional Block Diagram	16
2	应用	1	9.3	Feature Description	16
3	说明	1	9.4	Device Functional Modes	17
4	修订历史记录	2	10	Application and Implementation	18
5	Device Comparison Table	3	10.1	Application Information	18
6	Pin Configuration and Functions	3	10.2	Typical Application	20
7	Specifications	4	11	Power Supply Recommendations	23
7.1	Absolute Maximum Ratings	4	12	Layout	23
7.2	ESD Ratings	4	12.1	Layout Guidelines	23
7.3	Recommended Operating Conditions	4	12.2	Layout Example	23
7.4	Thermal Information	4	12.3	Power Dissipation	23
7.5	Electrical Characteristics— $V_{BIAS} = 5\text{ V}$	5	13	器件和文档支持	24
7.6	Electrical Characteristics— $V_{BIAS} = 2.5\text{ V}$	6	13.1	器件支持	24
7.7	Switching Characteristics	7	13.2	文档支持	24
7.8	Typical DC Characteristics	8	13.3	接收文档更新通知	24
7.9	Typical AC Characteristics	11	13.4	社区资源	24
8	Parameter Measurement Information	14	13.5	商标	24
9	Detailed Description	15	13.6	静电放电警告	24
9.1	Overview	15	13.7	Glossary	24
			14	机械、封装和可订购信息	24



4 修订历史记录

Changes from Revision A (March 2017) to Revision B	Page
• Updated V_{IH} in <i>Recommended Operating Conditions</i>	4
Changes from Original (February 2016) to Revision A	Page
• Updated statement for Equation 4 in <i>Adjustable Rise Time</i> section from " $CT = 0\text{ pF}$ " to " $CT < 100\text{ pF}$ "	22

5 Device Comparison Table

DEVICE	R_{ON} AT $V_{IN} = V_{BIAS} = 5\text{ V}$ (TYPICAL)	QUICK OUTPUT DISCHARGE	MAXIMUM OUTPUT CURRENT	ENABLE
TPS22976	14 mΩ	Yes	6 A	Active high
TPS22976N	14 mΩ	No	6 A	Active high

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	VIN1	I	Switch 1 input. Recommended voltage range for these pins for optimal R_{ON} performance is 0.6 V to V_{BIAS} . Place an optional decoupling capacitor between these pins and GND to reduce V_{IN1} dip during turnon of the channel. See the Application Information section for more information
2			
3	ON1	I	Active-high switch 1 control input. Do not leave floating
4	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 V to 5.7 V. See the Application Information section
5	ON2	I	Active-high switch 2 control input. Do not leave floating
6	VIN2	I	Switch 2 input. Recommended voltage range for these pins for optimal R_{ON} performance is 0.6 V to V_{BIAS} . Place an optional decoupling capacitor between these pins and GND to reduce V_{IN2} dip during turnon of the channel. See the Application Information section for more information
7			
8	VOUT2	O	Switch 2 output
9			
10	CT2	O	Switch 2 slew rate control. Can be left floating. Capacitor used on this pin must be rated for a minimum of 25 V for desired rise time performance
11	GND	—	Ground
12	CT1	O	Switch 1 slew rate control. Can be left floating. Capacitor used on this pin must be rated for a minimum of 25 V for desired rise time performance
13	VOUT1	O	Switch 1 output
14			
—	Thermal pad	—	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See the Layout section for layout guidelines

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT ⁽²⁾
V _{IN1,2} Input voltage	−0.3	6	V
V _{OUT1,2} Output voltage	−0.3	6	V
V _{ON1,2} ON-pin voltage	−0.3	6	V
V _{BIAS} Bias voltage	−0.3	6	V
I _{MAX} Maximum continuous switch current per channel		6	A
I _{PLS} Maximum pulsed switch current per channel, pulse < 300 μs, 3% duty cycle		8	A
T _J Maximum junction temperature		125	°C
T _{stg} Storage temperature	−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

	MIN	MAX	UNIT
V _{IN1,2} Input voltage	0.6	V _{BIAS}	V
V _{BIAS} Bias voltage	2.5	5.7	V
V _{ON1,2} ON voltage	0	5.7	V
V _{OUT1,2} Output voltage		V _{IN}	V
V _{IH} High-level input voltage, ON	V _{BIAS} = 2.5 V to 5 V, T _A < 85°C	1.05	5.7
	V _{BIAS} = 2.5 V to 5.7 V, T _A < 105°C	1.2	5.7
V _{IL} Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.7 V	0	0.5
C _{IN1,2} Input capacitor	1 ⁽¹⁾		μF
T _A Operating free-air temperature ⁽²⁾	−40	105	°C

- (1) See the [Input Capacitor \(Optional\)](#) section.
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} − (θ_{JA} × P_{D(max)})

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22976	UNIT
		DPU (WSON)	
		14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	50.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	52.3	°C/W
R _{θJB}	Junction-to-board thermal resistance	18.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	1.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		TPS22976	UNIT
		DPU (WSON)	
		14 PINS	
ψ_{JB}	Junction-to-board characterization parameter	18.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.5	°C/W

7.5 Electrical Characteristics— $V_{BIAS} = 5\text{ V}$

Unless otherwise noted, the specifications in the following table applies where $V_{BIAS} = 5\text{ V}$. Typical values are for $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS							
$I_{Q,VBIAS}$	V_{BIAS} quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0\text{ mA}$, $V_{IN1,2} = V_{ON1,2} = 5\text{ V}$	–40°C to +85°C	37	48		μA
			–40°C to +105°C		49		
	V_{BIAS} quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0\text{ mA}$, $V_{ON2} = 0\text{ V}$ $V_{IN1,2} = V_{ON1} = 5\text{ V}$	–40°C to +85°C	35	43		μA
			–40°C to +105°C		44		
$I_{SD,VBIAS}$	V_{BIAS} shutdown current	$V_{ON1,2} = 0\text{ V}$, $V_{VOUT1,2} = 0\text{ V}$	–40°C to +105°C	1.37	2.3		μA
$I_{SD,VIN}$	V_{IN} shutdown current (per channel)	$V_{ON} = 0\text{ V}$, $V_{OUT} = 0\text{ V}$	$V_{IN} = 5\text{ V}$	–40°C to +85°C	.005	5.5	μA
			$V_{IN} = 5\text{ V}$	–40°C to +105°C		11.3	
			$V_{IN} = 3.3\text{ V}$	–40°C to +85°C	.002	1.4	
			$V_{IN} = 3.3\text{ V}$	–40°C to +105°C		3.4	
			$V_{IN} = 1.8\text{ V}$	–40°C to +85°C	.002	0.5	
			$V_{IN} = 1.8\text{ V}$	–40°C to +105°C		1.4	
			$V_{IN} = 0.6\text{ V}$	–40°C to +85°C	.001	0.3	
			$V_{IN} = 0.6\text{ V}$	–40°C to +105°C		0.8	
I_{ON}	ON-pin input leakage current	$V_{ON} = 5.5\text{ V}$	–40°C to +105°C		0.1		μA
RESISTANCE CHARACTERISTICS							
R_{ON}	On-state resistance (per channel)	$I_{OUT} = -200\text{ mA}$	$V_{IN} = 5\text{ V}$	25°C	14	18	$\text{m}\Omega$
				–40°C to +85°C		22	
				–40°C to +105°C		23	
			$V_{IN} = 3.3\text{ V}$	25°C	14	18	
				–40°C to +85°C		22	
				–40°C to +105°C		23	
			$V_{IN} = 1.8\text{ V}$	25°C	14	18	
				–40°C to +85°C		22	
				–40°C to +105°C		23	
			$V_{IN} = 1.2\text{ V}$	25°C	14	18	
				–40°C to +85°C		22	
				–40°C to +105°C		23	
			$V_{IN} = 1.05\text{ V}$	25°C	14	18	
				–40°C to +85°C		22	
				–40°C to +105°C		23	
			$V_{IN} = 0.6\text{ V}$	25°C	14	18	
				–40°C to +85°C		22	
				–40°C to +105°C		23	
$V_{ON,HYS}$	ON-pin hysteresis	$V_{IN} = 5\text{ V}$	25°C		90		mV
$R_{PD}^{(1)}$	Output pulldown resistance	$V_{IN} = V_{OUT} = 5\text{ V}$, $V_{ON} = 0\text{ V}$	–40°C to +105°C	230	280		Ω
T_{SD}	Thermal shutdown	Junction temperature rising	—		160		°C
$T_{SD,HYS}$	Thermal-shutdown hysteresis	Junction temperature falling	—		20		°C

(1) Not present in TPS22976N

7.6 Electrical Characteristics— $V_{BIAS} = 2.5\text{ V}$

Unless otherwise noted, the specifications in the following table applies where $V_{BIAS} = 2.5\text{ V}$. Typical values are for $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS							
$I_{Q,VBIAS}$	V_{BIAS} quiescent current (both channels)	$I_{OUT1} = I_{OUT2} = 0\text{ mA}$, $V_{IN1,2} = V_{ON1,2} = 2.5\text{ V}$	-40°C to $+85^\circ\text{C}$	15	20		μA
			-40°C to $+105^\circ\text{C}$		20		
	V_{BIAS} quiescent current (single channel)	$I_{OUT1} = I_{OUT2} = 0\text{ mA}$, $V_{ON2} = 0\text{ V}$ $V_{IN1,2} = V_{ON1} = 2.5\text{ V}$	-40°C to $+85^\circ\text{C}$	14	19		μA
			-40°C to $+105^\circ\text{C}$		19		
$I_{SD,VBIAS}$	V_{BIAS} shutdown current	$V_{ON1,2} = 0\text{ V}$, $V_{VOUT1,2} = 0\text{ V}$	-40°C to $+105^\circ\text{C}$.58	1.1		μA
$I_{SD,VIN}$	V_{IN} shutdown current (per channel)	$V_{ON} = 0\text{ V}$, $V_{OUT} = 0\text{ V}$	$V_{IN} = 2.5\text{ V}$	-40°C to $+85^\circ\text{C}$.005	0.8	μA
			$V_{IN} = 2.5\text{ V}$	-40°C to $+105^\circ\text{C}$		2.1	
			$V_{IN} = 1.8\text{ V}$	-40°C to $+85^\circ\text{C}$.002	0.5	
			$V_{IN} = 1.8\text{ V}$	-40°C to $+105^\circ\text{C}$		1.4	
			$V_{IN} = 1.05\text{ V}$	-40°C to $+85^\circ\text{C}$.002	0.3	
			$V_{IN} = 1.05\text{ V}$	-40°C to $+105^\circ\text{C}$		1	
			$V_{IN} = 0.6\text{ V}$	-40°C to $+85^\circ\text{C}$.001	0.3	
			$V_{IN} = 0.6\text{ V}$	-40°C to $+105^\circ\text{C}$		0.8	
I_{ON}	ON-pin input leakage current	$V_{ON} = 5.5\text{ V}$	-40°C to $+105^\circ\text{C}$		0.1		μA
RESISTANCE CHARACTERISTICS							
R_{ON}	On-state resistance (per channel)	$I_{OUT} = -200\text{ mA}$	$V_{IN} = 2.5\text{ V}$	25°C	18	23	$\text{m}\Omega$
				-40°C to $+85^\circ\text{C}$		28	
				-40°C to $+105^\circ\text{C}$		30	
			$V_{IN} = 1.8\text{ V}$	25°C	16	23	
				-40°C to $+85^\circ\text{C}$		28	
				-40°C to $+105^\circ\text{C}$		29	
			$V_{IN} = 1.5\text{ V}$	25°C	16	22	
				-40°C to $+85^\circ\text{C}$		27	
				-40°C to $+105^\circ\text{C}$		28	
			$V_{IN} = 1.2\text{ V}$	25°C	16	21	
				-40°C to $+85^\circ\text{C}$		26	
				-40°C to $+105^\circ\text{C}$		28	
			$V_{IN} = 1.05\text{ V}$	25°C	16	21	
				-40°C to $+85^\circ\text{C}$		25	
				-40°C to $+105^\circ\text{C}$		27	
			$V_{IN} = 0.6\text{ V}$	25°C	15	20	
				-40°C to $+85^\circ\text{C}$		25	
				-40°C to $+105^\circ\text{C}$		26	
$V_{ON,HYS}$	ON-pin hysteresis	$V_{IN} = 2.5\text{ V}$	25°C		70		mV
$R_{PD}^{(1)}$	Output pulldown resistance	$V_{IN} = V_{OUT} = 2.5\text{ V}$, $V_{ON} = 0\text{ V}$	-40°C to $+105^\circ\text{C}$		250	330	Ω
T_{SD}	Thermal shutdown	Junction temperature rising	—		160		$^\circ\text{C}$
$T_{SD,HYS}$	Thermal-shutdown hysteresis	Junction temperature falling	—		20		$^\circ\text{C}$

(1) Not present in TPS22976N

7.7 Switching Characteristics

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IN} = V _{ON} = V _{BIAS} = 5 V, T _A = 25°C (unless otherwise noted)						
t _{ON}	Turnon time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		1490		μs
t _{OFF}	Turnoff time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		3		
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		1770		
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		2		
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		620		
V _{IN} = 0.6 V, V _{ON} = V _{BIAS} = 5 V, T _A = 25°C (unless otherwise noted)						
t _{ON}	Turnon time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		620		μs
t _{OFF}	Turnoff time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		3		
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		285		
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		2		
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		460		
V _{IN} = 2.5 V, V _{ON} = 5 V, V _{BIAS} = 2.5 V, T _A = 25°C (unless otherwise noted)						
t _{ON}	Turnon time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		2350		μs
t _{OFF}	Turnoff time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		4		
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		2275		
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		2		
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		1210		
V _{IN} = 0.6 V, V _{ON} = 5 V, V _{BIAS} = 2.5 V, T _A = 25°C (unless otherwise noted)						
t _{ON}	Turnon time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		1410		μs
t _{OFF}	Turnoff time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		5		
t _R	V _{OUT} rise time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		700		
t _F	V _{OUT} fall time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		2		
t _D	ON delay time	R _L = 10 Ω, C _L = 0.1 μF, C _T = 1000 pF		1030		

7.8 Typical DC Characteristics




Figure 1. V_{BIAS} Quiescent Current vs Bias Voltage Both Channels




Figure 2. V_{BIAS} Quiescent Current vs Bias Voltage Single Channel





Figure 3. V_{BIAS} Shutdown Current vs Bias Voltage Both Channels



Note: -40°C and 25°C curves have similar values, therefore only one line is visible.

Figure 4. Off-State V_{IN} Current vs Input Voltage Single Channel






Figure 5. On-Resistance vs Ambient Temperature Single Channel




Note: All R_{ON} curves have similar values, therefore only one line is visible.

Figure 6. On-Resistance vs Ambient Temperature Single Channel


Typical DC Characteristics (continued)



**Figure 7. On-Resistance vs Input Voltage
Single Channel - Across Ambient Temperatures**




**Figure 8. On-Resistance vs Input Voltage
Single Channel - Across Ambient Temperatures**



Note: $V_{BIAS} = 5\text{ V}$ and 5.7 V curves have similar values, therefore only one line is visible.

**Figure 9. On-Resistance vs Input Voltage
Single Channel - Across V_{BIAS}**



**Figure 10. Pulldown Resistance vs Bias Voltage
Single Channel**




Figure 11. High-Level Input Voltage vs Bias Voltage




Figure 12. Low-Level Input Voltage vs Bias Voltage

Typical DC Characteristics (continued)




Figure 13. Voltage Input Hysteresis vs Bias Voltage

7.9 Typical AC Characteristics

$T_A = 25^\circ\text{C}$, $C_T = 1000\text{ pF}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_L = 0.1\text{ }\mu\text{F}$, $R_L = 10\text{ }\Omega$, $V_{ON} = 5\text{ V}$




Figure 14. Delay Time vs Input Voltage




Figure 15. Delay Time vs Input Voltage




Figure 16. Fall Time vs Input Voltage




Figure 17. Fall Time vs Input Voltage




Figure 18. Turnoff Time vs Input Voltage










Figure 19. Turnoff Time vs Input Voltage

Typical AC Characteristics (continued)

 $T_A = 25^\circ\text{C}$, $C_T = 1000\text{ pF}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_L = 0.1\text{ }\mu\text{F}$, $R_L = 10\text{ }\Omega$, $V_{ON} = 5\text{ V}$

Figure 20. Turnon Time vs Input Voltage

Figure 21. Turnon Time vs Input Voltage

Figure 22. Rise Time vs Input Voltage

Figure 23. Rise Time vs Input Voltage

Figure 24. Turnon Response Time

Figure 25. Turnon Response Time

Typical AC Characteristics (continued)

$T_A = 25^\circ\text{C}$, $C_T = 1000\text{ pF}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_L = 0.1\text{ }\mu\text{F}$, $R_L = 10\text{ }\Omega$, $V_{ON} = 5\text{ V}$




Figure 26. Turnon Response Time




Figure 27. Turnon Response Time




Figure 28. Turnoff Response Time




Figure 29. Turnoff Response Time




Figure 30. Turnoff Response Time




Figure 31. Turnoff Response Time

8 Parameter Measurement Information




Figure 32. Test Circuit




Figure 33. t_{ON} and t_{OFF} Waveforms

9 Detailed Description

9.1 Overview

The TPS22976 is a 5.7-V, dual-channel, 14-m Ω (typical) R_{ON} load switch in a 14-pin WSON package. Each channel can support a maximum continuous current of 6 A and is controlled by an on and off GPIO-compatible input. To reduce the voltage drop in high current rails, the device implements N-channel MOSFETs. Note that the ON pins must be connected and cannot be left floating. The device has a configurable slew rate for applications that require specific rise-time, which controls the inrush current. By controlling the inrush current, power supply sag can be reduced during turnon. Furthermore, the slew rate is proportional to the capacitor on the CT pin. See the [Adjustable Rise Time](#) section to determine the correct CT value for a desired rise time.

The internal circuitry is powered by the V_{BIAS} pin, which supports voltages from 2.5 V to 5.7 V. This circuitry includes the charge pump, QOD (optional), and control logic. When a voltage is applied to V_{BIAS} , and the $ON_{1,2}$ pins transition to a low state, the QOD functionality is activated. This connects V_{OUT1} and V_{OUT2} to ground through the on-chip resistor. The typical pulldown resistance (R_{PD}) is 230 Ω .

During the off state, the device prevents downstream circuits from pulling high standby current from the supply. The integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, reducing solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram




Figure 34. TPS22976 Functional Block Diagram

9.3 Feature Description

9.3.1 ON and OFF Control

The ON pins control the state of the switch. Asserting ON high enables the switch. ON is active high with a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

Feature Description (continued)

9.3.2 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor needs to be placed between VIN and GND. A 1-μF ceramic capacitor, CIN, placed close to the pins is usually sufficient. Higher values of CIN can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.3.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a CIN greater than CL is highly recommended. A CL greater than CIN can cause VOUT to exceed VIN when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A CIN to CL ratio of 10 to 1 is recommended for minimizing VIN dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more VIN dip upon turnon due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time. (See the [Adjustable Rise Time](#) section).

9.3.4 Quick Output Discharge (QOD) (Not Present in TPS22976N)

The TPS22976 includes a QOD feature. When the switch is disabled, an internal discharge resistance is connected between VOUT and GND to remove the remaining charge from the output. This resistance prevents the output from floating while the switch is disabled. For best results, it is recommended that the device gets disabled before VBIAS falls below the minimum recommended voltage.

9.3.5 Thermal Shutdown

Thermal Shutdown protects the part from internally or externally generated excessive temperatures. When the device temperature exceeds TSD (typical 160°C), the switch is turned off. The switch automatically turns on again if the temperature of the die drops 20 degrees below the TSD threshold.

9.4 Device Functional Modes

[Table 1](#) lists the TPS22976 functions.

Table 1. TPS22976 Functions Table

ON	VIN to VOUT	VOUT
L	Off	GND
H	On	VIN

[Table 2](#) lists the TPS22976N functions.

Table 2. TPS22976N Functions Table

ON	VIN to VOUT	VOUT
L	Off	Floating
H	On	VIN

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


10.1 Application Information

This section highlights some of the design considerations for implementing the device in various applications. A PSPICE model for this device is also available on the product page for additional information.

10.1.1 Parallel Configuration

To increase current capabilities and to lower R_{ON} , both channels can be placed in parallel as seen in [Figure 35](#). With this configuration, the CT1 and CT2 pins can be tied together to use one capacitor, CT.

See the [TPS22966 Dual-Channel Load Switch in Parallel Configuration](#) application report and [Parallel Load Switches for Higher Output Current & Reduced ON-Resistance Design Guide](#) for more information.




Copyright © 2016, Texas Instruments Incorporated

Figure 35. Parallel Configuration

10.1.2 Standby Power Reduction

Battery powered end equipments often have strict power budgets, in which there is a need to reduce current consumption. The TPS22976 significantly reduces system current consumption by disabling the supply voltage to subsystems in standby states. Alternatively, the TPS22976 reduces the leakage current overhead of the modules in standby mode as achieved in [Figure 36](#). Note that standby power reduction can be achieved on either channel, as well as dual-channel operation.

Application Information (continued)




Copyright © 2016, Texas Instruments Incorporated

Figure 36. Standby Power Reduction

10.1.3 Power Supply Sequencing without GPIO Input

Sequential startup of several subsystems is often burdensome and adds complexity for several end equipments. The TPS22976 provides a power sequencing solution that reduces the overall system complexity, as seen in [Figure 37](#).




Copyright © 2016, Texas Instruments Incorporated

Figure 37. Power Sequencing without a GPIO Input

Application Information (continued)

10.1.4 Reverse Current Blocking

Reverse current blocking is often desired in specific applications, as it prevents current from flowing from the output to the input of the load switch when the device is disabled. With the configuration illustrated in [Figure 38](#), the TPS22976 can be converted into a single-channel switch with reverse current blocking. VIN1 or VIN2 can be used as the input and VIN2 or VIN1 as the output.




Copyright © 2016, Texas Instruments Incorporated

Figure 38. Reverse Current Blocking

10.2 Typical Application

This application demonstrates how the TPS22976 can be used to limit the inrush current when powering on downstream modules.



Copyright © 2016, Texas Instruments Incorporated

Figure 39. Typical Application Circuit

Typical Application (continued)

10.2.1 Design Requirements

Table 3 shows the TPS22976 design parameters.

Table 3. Design Parameters

DESIGN PARAMETER	VALUE
Input voltage	3.3 V
Bias voltage	5 V
Load capacitance (C _L)	22 µF
Maximum acceptable inrush current	400 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (3.3 V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using Equation 1.

$$\text{Inrush Current} = C \times dV/dt$$

where

- C is the output capacitance
 - dV is the output voltage
 - dt is the rise time
- (1)

The TPS22976 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turnon. The appropriate rise time can be calculated using Table 3 and the inrush current equation. See Equation 2 and Equation 3.

$$400 \text{ mA} = 22 \text{ µF} \times 3.3 \text{ V}/dt \quad (2)$$

$$dt = 181.5 \text{ µs} \quad (3)$$

To ensure an inrush current of less than 400 mA, choose a CT value that yields a rise time of more than 181.5 µs. See the oscilloscope captures in the Application Curves section for an example of how the CT capacitor can be used to reduce inrush current.

10.2.2.2 Adjustable Rise Time

A capacitor to GND on the CT pins sets the slew rate for each channel. To ensure desired performance, a capacitor with a minimum voltage rating of 25 V must be used on either CT pins. An approximate formula for the relationship between CT and slew rate is shown in Equation 4.

Equation 4 accounts for 10% to 90% measurement on V_{OUT} and does not apply for $CT < 100$ pF. Use Table 4 to determine rise times for when $CT = 0$ pF):

$$SR = 0.42 \times CT + 66$$

where

- SR is the slew rate (in $\mu\text{s/V}$)
- CT is the capacitance value on the CT pin (in pF)
- The units for the constant 66 is in $\mu\text{s/V}$.

(4)

Rise time can be calculated by multiplying the input voltage by the slew rate. Table 4 shows rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition, and the ON pin is asserted high.

Table 4. Rise Time Values

CT (pF)	RISE TIME (μs) 10% - 90%, $C_L = 0.1 \mu\text{F}$, $C_{IN} = 1 \mu\text{F}$, $R_L = 10 \Omega^{(1)}$						
	5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.6 V
0	149	112	77	70	60	56	42
220	548	388	236	206	173	154	103
470	968	673	401	342	289	256	169
1000	1768	1220	711	608	505	445	286
2200	3916	2678	1554	1332	1097	949	627
4700	8040	5477	3179	2691	2240	1964	1249
10000	16520	11150	6410	5401	4430	3933	2526

(1) TYPICAL VALUES at 25°C, $V_{BIAS} = 5$ V, 25 V X7R 10% CERAMIC CAP

10.2.3 Application Curves

$V_{BIAS} = 5$ V ; $V_{IN} = 3.3$ V ; $C_L = 22 \mu\text{F}$




Figure 40. Inrush Current With CT = 0 pF




Figure 41. Inrush Current With CT = 220 pF

11 Power Supply Recommendations

The device is designed to operate from a V_{BIAS} range of 2.5 V to 5.7 V and a V_{IN} range of 0.6 V to V_{BIAS} .

12 Layout

12.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

12.2 Layout Example

Notice the thermal vias located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.




Figure 42. PCB Layout Example

12.3 Power Dissipation

The maximum IC junction temperature must be restricted to 125°C under normal operating conditions. To calculate the maximum allowable power dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 5.

$$P_{D(max)} = \frac{T_{J(max)} - T_A}{\theta_{JA}}$$

where

- $P_{D(max)}$ is the maximum allowable power dissipation
 - $T_{J(max)}$ is the maximum allowable junction temperature (125°C for the TPS22976)
 - T_A is the ambient temperature of the device
 - θ_{JA} is the junction to air thermal impedance. See the [Thermal Information](#) section. This parameter is highly dependent upon board layout.
- (5)

13 器件和文档支持

13.1 器件支持

13.1.1 开发支持

有关 TPS22976N PSpice 瞬态模型的更多信息，请参阅 [SLVMBV5](#)。

有关 TPS22976 PSpice 瞬态模型的更多信息，请参阅 [SLVMBV6](#)。

13.2 文档支持

13.2.1 相关文档

如需相关文档，请参阅：

[用户指南《TPS22976 评估模块》](#)

13.3 接收文档更新通知

如需接收文档更新通知，请导航至 [ti.com](#) 上的器件产品文件夹。请单击右上角的提醒我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

13.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区*。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

13.5 商标

E2E is a trademark of Texas Instruments.

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

13.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

13.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。本数据随时可能发生更改并且不对本文档进行修订，恕不另行通知。要获取数据表的浏览器版本，请查看左侧的导航面板。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22976ADPUR	ACTIVE	WSON	DPU	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976A	Samples
TPS22976DPUR	ACTIVE	WSON	DPU	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976	Samples
TPS22976DPUT	ACTIVE	WSON	DPU	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976	Samples
TPS22976NDPUR	ACTIVE	WSON	DPU	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976N	Samples
TPS22976NDPUT	ACTIVE	WSON	DPU	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	22976N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22976ADPUR	WSO	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976DPUR	WSO	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976DPUT	WSO	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUR	WSO	DPU	14	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUT	WSO	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS22976NDPUT	WSO	DPU	14	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22976ADPUR	WSN	DPU	14	3000	210.0	185.0	35.0
TPS22976DPUR	WSN	DPU	14	3000	210.0	185.0	35.0
TPS22976DPUT	WSN	DPU	14	250	210.0	185.0	35.0
TPS22976NDPUR	WSN	DPU	14	3000	210.0	185.0	35.0
TPS22976NDPUT	WSN	DPU	14	250	210.0	185.0	35.0
TPS22976NDPUT	WSN	DPU	14	250	210.0	185.0	35.0

MECHANICAL DATA

DPU (R-PWSON-N14)

PLASTIC SMALL OUTLINE NO-LEAD



4211321/B 11/10

NOTES:

A.	All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B.	This drawing is subject to change without notice.
C.	Small Outline No-Lead (SON) package configuration.
D.	The package thermal pad must be soldered to the board for thermal and mechanical performance.
	See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E.	This package is Pb-free.

DPU (R-PWSON-N14)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4211395/C 04/15

NOTE: All linear dimensions are in millimeters

DPU (R-PWSON-N14)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司