











TPS22965

ZHCSA62B -AUGUST 2012-REVISED AUGUST 2014

TPS22965 5.7V, 6A, 16mΩ 导通电阻负载开关

特性

- 集成单通道负载开关
- 输入电压范围: 0.8V 至 5.7V
- 超低导通电阻 (RON)
 - $V_{\text{输入}}$ = 5V($V_{\text{偏冒}}$ = 5V)时, $R_{\text{导通}}$ = 16mΩ
 - $V_{\rm hh} = 3.6 V$ ($V_{\rm hh} = 5 V$) 时, $R_{\rm hh} = 16 m \Omega$
 - $V_{\text{$\hat{m}$}\lambda}$ = 1.8V($V_{\text{$\hat{m}$}}$ = 5V)时, $R_{\text{$\hat{p}$},\hat{m}}$ = 16mΩ
- 6A 最大持续开关电流
- 低静态电流 (50µA)
- 低控制输入阀值支持使用 1.2V, 1.8V, 2.5V 和 3.3V 逻辑电路
- 可配置的上升时间
- 快速输出放电 (QOD)
- 带有散热垫的小外形尺寸无引线 (SON) 8 引脚封装
- 根据 JESD 22 测试得出的静电放电 (ESD) 性能
 - 2000V 人体模型 (HBM) 和 1000V 充电器件模 型 (CDM)

2 应用范围

- Ultrabook™
- 笔记本电脑/上网本
- 平板电脑
- 消费类电子产品
- 机顶盒/家庭网关
- 电信系统
- 固态硬盘 (SSD)

简化电路原理图

3 说明


TPS22965 是一款单通道负载开关,可提供可配置的 上升时间来尽量减小浪涌电流。 此器件包括一个 N 通 道金属氧化物半导体场效应晶体管 (MOSFET),可在 0.8V 至 5.7V 的输入电压范围内运行并可支持 6A 的最 大持续电流。此开关由一个开/关输入 (ON) 控制,此 输入能够直接连接低电压控制信号。 在 TPS22965 中,为了实现开关关闭时的快速输出放电,增加了一个 225Ω的片上负载电阻器。

TPS22965 采用小型, 节省空间的 2.00mm x 2.00mm 8 引脚 SON 封装 (DSG), 且带有集成散热焊盘, 支持 较高功耗。 器件在自然通风环境下的额定运行温度范 围为 -40℃ 至 85℃。

器件信息(1)

部件号	封装	封装尺寸 (标称值)
TPS22965	DSG (8)	2.00mm x 2.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。





\Box	\Rightarrow
	717
	71

1	特性 1		8.1 Overview	14
2	应用范围 1		8.2 Functional Block Diagram	14
3	说明		8.3 Feature Description	15
4	简化电路原理图1		8.4 Device Functional Modes	15
5	修订历史记录	9	Application and Implementation	16
6	Pin Configuration and Functions		9.1 Application Information	16
7	_		9.2 Typical Application	17
′	Specifications	10	Power Supply Recommendations	19
	7.1 Absolute Maximum Ratings	11	Layout	19
	<u> </u>		11.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		11.2 Layout Example	
	7.5 Electrical Characteristics, V _{BIAS} = 5.0 V		11.3 Thermal Considerations	
	7.5 Electrical Characteristics, V _{BIAS} = 5.0 V	12	器件和文档支持	20
	7.7 Switching Characteristics		12.1 商标	
	<u> </u>		12.2 静电放电警告	20
	7.8 Typical Characteristics		12.3 术语表	
8	Detailed Description	13	机械封装和可订购信息	
0	Detailed Description14		h = h/c	

5 修订历史记录

Cł	nanges from Revision A (August 2013) to Revision B	Page
•	已更改 已将此数据表更改为新的模板布局。	1
•	添加了器件信息表。	1
•	Added Handling Ratings table.	4
•	Changed MAX value of "V _{IN} " from 5.5 V to 5.7 V.	4
•	Changed MAX value of "V _{BIAS} " from 5.5 V to 5.7 V.	4
•	Changed MAX value of "V _{ON} " from 5.5 V to 5.7 V	4
	Added Thermal Information table.	
•	Added Detailed Description Section.	14
•	Added Application and Implementation section.	16
•	Added Power Supply Recommendations section.	19
•	Added Layout section.	19


Changes from Original (August 2012) to Revision A

Page

Updated VON MAX value to fix typo that restricted operating range. Changed MAX value from "VIN" to "5.5" to align with rest of document.



6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	DSG	1,0	DESCRIPTION
СТ	6	0	Switch slew rate control. Can be left floating. See <i>Application Information</i> section for more information.
GND	5	_	Device ground.
ON	3	1	Active high switch control input. Do not leave floating.
Thermal Pad	_	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <i>Layout Example</i> section for layout guidelines.
VBIAS	4	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5V to 5.7V. See <i>Application and Implementation</i> section for more information.
VIN	1, 2	I	Switch input. Input bypass capacitor recommended for minimizing V _{IN} dip. Must be connected to Pin 1 and Pin 2. See <i>Application and Implementation</i> section for more information.
VOUT	7, 8	0	Switch output.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

		MIN	MAX	UNIT
V_{IN}	Input voltage range	-0.3	6	V
V_{OUT}	Output voltage range	-0.3	6	٧
V_{BIAS}	Bias voltage range	-0.3	6	٧
V_{ON}	Input voltage range	-0.3	6	٧
I _{MAX}	Maximum continuous switch current		6	Α
I _{PLS}	Maximum pulsed switch current, pulse <300 μs, 2% duty cycle		8	Α
T_{J}	Maximum junction temperature		125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to network ground terminal.



7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temp	perature range	-65	150	°C
V	\/(FOD)	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2000	2000	\/
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1000	1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{IN}	Input voltage range		0.8	V_{BIAS}	V
V_{BIAS}	Bias voltage range		2.5	5.7	V
V_{ON}	ON voltage range		0	5.7	V
V_{OUT}	Output voltage range			V_{IN}	V
V_{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.7 V	1.2	5.7	V
V_{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.7 V	0	0.5	V
C _{IN}	Input capacitor		1 ⁽¹⁾		μF
T _A	Operating free-air temperature	ange ⁽²⁾	-40	85	°C

⁽¹⁾ Refer to Application Information section.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TPS22965	LINUT
	I THERMAL METRIC (**)	DSG (8 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.3	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	74.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	35.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	2.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	36.0	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	12.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} – (θ_{JA} × P_{D(max)})



7.5 Electrical Characteristics, $V_{BIAS} = 5.0 \text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40 \, ^{\circ}\text{C} \le T_{A} \le 85 \, ^{\circ}\text{C}$ (Full) and $V_{BIAS} = 5.0 \, \text{V}$. Typical values are for $T_{A} = 25 \, ^{\circ}\text{C}$.

	PARAMETER	TEST CON	DITIONS	TA	MIN TYP	MAX	UNIT
POWER SUF	PPLIES AND CURRENTS	<u>'</u>					
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0 \text{ mA},$ $V_{IN} = V_{ON} = V_{BIAS} = 5.$	0 V	Full	50	75	μΑ
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0$	V	Full		2	μΑ
			$V_{IN} = 5.0 \ V$		0.2	8	
ı	V off state supply surrent	$V_{ON} = GND,$	$V_{IN} = 3.3 \text{ V}$	Full	0.02	3	
I _{IN(VIN-OFF)}	V _{IN} off-state supply current	$V_{OUT} = 0 V$	$V_{IN} = 1.8 \ V$	Full	0.01	2	μA
			$V_{IN} = 0.8 \ V$		0.005	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	μΑ
RESISTANC	E CHARACTERISTICS						
			V 50V	25°C	16	23	mΩ
			$V_{IN} = 5.0 \text{ V}$	Full		25	
			V 22V	25°C	16	23	~ 0
			$V_{IN} = 3.3 \text{ V}$	Full		25	mΩ
			V 19V	25°C	16	23	mΩ
D	ON state resistance	$I_{OUT} = -200 \text{ mA},$	$V_{IN} = 1.8 \text{ V}$	Full		25	
R _{ON}	ON-state resistance	$V_{BIAS} = 5.0 \text{ V}$	V 45V	25°C	16	23	mΩ
			$V_{IN} = 1.5 \text{ V}$	Full		25	
				25°C	16	23	mΩ
			$V_{IN} = 1.2 \text{ V}$	Full		25	
			.,	25°C	16	23	_
			$V_{IN} = 0.8 \text{ V}$	Full		25	mΩ
R _{PD}	Output pull-down resistance	V _{IN} = 5.0 V, V _{ON} = 0 V	', I _{OUT} = 15 mA	Full	225	300	Ω



7.6 Electrical Characteristics, $V_{BIAS} = 2.5 \text{ V}$


Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40 \, ^{\circ}\text{C} \le T_{A} \le 85 \, ^{\circ}\text{C}$ (Full) and $V_{BIAS} = 2.5 \, V$. Typical values are for $T_{A} = 25 \, ^{\circ}\text{C}$.

	PARAMETER	TEST CONDIT	IONS	TA	MIN TYP	MAX	UNIT
POWER SUF	PPLIES AND CURRENTS						
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0$ mA, $V_{IN} = V_{ON} = V_{BIAS} = 2.5$ V		Full	20	30	μΑ
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0 V$		Full		2	μΑ
			$V_{IN} = 2.5 \text{ V}$		0.01	3	
	V off state supply surrent	$V_{ON} = GND,$	$V_{IN} = 1.8 \ V$	Full	0.01	2	
I _{IN(VIN-OFF)}	V _{IN} off-state supply current	$V_{OUT} = 0 V$	V _{IN} = 1.2 V	Full	0.005	2	μΑ
			$V_{IN} = 0.8 \ V$		0.003	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	μΑ
RESISTANC	E CHARACTERISTICS						
			V _{IN} = 2.5 V	25°C	20	26	mΩ
				Full		28	11122
			\/ 4.0.\/	25°C	19	26	mΩ
			$V_{IN} = 1.8 \text{ V}$	Full		28	
D	ON state registeres	$I_{OUT} = -200 \text{ mA},$	V 45V	25°C	18	25	mΩ
R _{ON}	ON-state resistance	$V_{BIAS} = 2.5 \text{ V}$	$V_{IN} = 1.5 V$	Full		27	
			V 4.0.V	25°C	18	25	0
			$V_{IN} = 1.2 \text{ V}$	Full		27	mΩ
			V 0.8.V	25°C	17	25	0
			V _{IN} = 0.8 V	Full		27	mΩ
R _{PD}	Output pull-down resistance	V _{IN} = 2.5 V, V _{ON} = 0 V, I _O	_{UT} = 1 mA	Full	275	325	Ω



7.7 Switching Characteristics

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
V _{IN} = \	/ _{ON} = V _{BIAS} = 5 V, T _A = 25°C (u	nless otherwise noted)			
t _{ON}	Turn-on time		1325		
t _{OFF}	Turn-off time		10		
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1625		μs
t _F	V _{OUT} fall time		3.5		
t_D	ON delay time		500		
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = \text{V}_{BIAS} = 5 \text{ V}, \text{ T}_{A} = 2$	5ºC (unless otherwise noted)	•	·	
t _{ON}	Turn-on time		600		
t _{OFF}	Turn-off time		80		
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	300		μs
t _F	V _{OUT} fall time		5.5		
t_D	ON delay time		460		
V _{IN} = 2	$2.5V, V_{ON} = 5 V, V_{BIAS} = 2.5 V,$	Γ _A = 25°C (unless otherwise noted)			
t _{ON}	Turn-on time		2200		
t _{OFF}	Turn-off time		9		
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2275		μs
t _F	V _{OUT} fall time		3.1		
t _D	ON delay time		1075		
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2.5 \text{ V},$	T _A = 25°C (unless otherwise noted)			
t _{ON}	Turn-on time		1450		
t _{OFF}	Turn-off time		60		
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	875		μs
t _F	V _{OUT} fall time		5.5		
t _D	ON delay time		1010		



A. Rise and fall times of the control signal is 100 ns.

Figure 1. Test Circuit





Figure 2. t_{ON}/t_{OFF} Waveforms


TEXAS INSTRUMENTS

7.8 Typical Characteristics






Typical Characteristics (continued)




TEXAS INSTRUMENTS

Typical Characteristics (continued)






Typical Characteristics (continued)



TEXAS INSTRUMENTS


7.9 Typical Switching Characteristics

 T_A = 25 °C, C_T = 1 nF, C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω , CH1 = V_{OUT} , CH2 = V_{ON}





Typical Switching Characteristics (continued)






8 Detailed Description

8.1 Overview

The device is a single channel, 6-A load switch in an 8-terminal SON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

8.2 Functional Block Diagram



VIN = 0.8 V

42

103



8.3 Feature Description

8.3.1 Adjustable Rise Time

A capacitor to GND on the CT terminal sets the slew rate. The voltage on the CT terminal can be as high as 12 V. Therefore, the minimum voltage rating for the CT cap should be 25 V for optimal performance. An approximate formula for the relationship between CT and slew rate when V_{BIAS} is set to 5 V is shown in Equation 1 below. This equation accounts for 10% to 90% measurement on V_{OUT} and does **NOT** apply for CT = 0 pF. Use table below to determine rise times for when CT = 0 pF.

$$SR = 0.39 \times CT + 13.4$$
 (1)

Where,

CT (pF)

0

220

 $SR = slew rate (in \mu s/V)$

CT = the capacitance value on the CT terminal (in pF)

The units for the constant 13.4 are μ s/V. The units for the constant 0.39 are μ s/(V*pF).

Rise time can be calculated by multiplying the input voltage by the slew rate. The table below contains rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the ON terminal is asserted high.

RISE TIME (μs) 10% - 90%, C_L = 0.1 μF, C_{IN} = 1 μF, R_L = 10 Ω, V_{BIAS} = 5 V
TYPICAL VALUES at 25°C with a 25V X7R 10% CERAMIC CAPACITOR on CT

VIN = 3.3 V VIN = 1.8 V VIN = 1.5 V VIN = 1.2 V VIN = 1.05 V

93 62 55 51 46

314 188 162 141 125

Table 1. Rise Time vs CT Capacitor

		0				0	
470	939	637	359	304	255	218	188
1000	1869	1229	684	567	476	414	344
2200	4020	2614	1469	1211	1024	876	681
4700	8690	5746	3167	2703	2139	1877	1568
10000	18360	12550	6849	5836	4782	4089	3449

8.3.2 Quick Output Discharge

VIN = 5 V

127

The TPS22965 includes a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of $225-\Omega$ and prevents the output from floating while the switch is disabled.

8.3.3 Low Power Consumption During Off State

The I_{SD} V_{IN} supply current is 0.01- μ A typical at 1.8-VIN. Typically, the downstream loads would have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

8.4 Device Functional Modes

Table 2. Functional Table

ON	VIN to VOUT	VOUT to GND
L	Off	On
Н	On	Off



9 Application and Implementation

9.1 Application Information

9.1.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

9.1.2 Input Capacitor (Optional)


To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.1.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see *Adjustable Rise Time* section below).

9.1.4 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device will still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the *Electrical Characteristics* table. See Figure 32 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .



 $T_A = 25 \, ^{\circ}C$ $I_{OUT} = -200 \, \text{mA}$

Figure 32. Ron vs. VIN



9.2 Typical Application

This application demonstrates how the TPS22965 can be used to power downstream modules.




Figure 33. Powering a Downstream Module

9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	3.3 V
V _{BIAS}	5 V
C _L	22 μF
Maximum Acceptable Inrush Current	400 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to the set value (3.3-V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current =
$$C \times dV/dt$$
 (2)

Where:

C = output capacitance

dV = output voltage

dt = rise time

The TPS22965 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation.


$$400 \text{ mA} = 22 \mu \text{F} \times 3.3 \text{ V/dt}$$
 (3)

$$dt = 181.5 \,\mu s$$
 (4)

To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5 µs. See the oscilloscope captures below for an example of how the CT capacitor can be used to reduce inrush current.



9.2.3 Application Curves





10 Power Supply Recommendations


The device is designed to operate from a VBIAS range of 2.5 V to 5.7 V and a VIN range of 0.8 V to VBIAS.

11 Layout

11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace should be as short as possible to avoid parasitic capacitance.

11.2 Layout Example



11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\Theta_{JA}}$$
(5)

Where:

 $P_{D(max)}$ = maximum allowable power dissipation

 $T_{J(max)}$ = maximum allowable junction temperature (125°C for the TPS22965)

 T_A = ambient temperature of the device

 Θ_{JA} = junction to air thermal impedance. See *Thermal Information* section. This parameter is highly dependent upon board layout.

Refer to the *Layout Example*, notice that the thermal vias are located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.



12 器件和文档支持

12.1 商标

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS22965DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZSA0	Samples
TPS22965DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZSA0	Samples
TPS22965NDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	ZDVI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965NDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 11-Jul-2020



*All dimensions are nominal

_	ui diritoriorerio di o riorimidi							
	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	TPS22965DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
	TPS22965DSGT	WSON	DSG	8	250	210.0	185.0	35.0
	TPS22965NDSGR	WSON	DSG	8	3000	210.0	185.0	35.0

2 x 2, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司