

SFF Committee documentation may be purchased in electronic form.  
SFF specifications are available at <ftp://ftp.seagate.com/sff>

SFF Committee  
**SFF-8636**  
Specification for  
**Management Interface for Cabled Environments**  
Rev 2.6      June 19, 2015

Secretariat: SFF Committee

**Abstract:** This specification defines a common management interface for 4-lane pluggable transceiver modules, direct attach modules and shielded cable assemblies. Physical layer and mechanical details of the connector interface are outside the scope of this document.

This specification provides a common reference for systems manufacturers, system integrators, and suppliers. This is an internal working specification of the SFF Committee, an industry ad hoc group.

This specification is made available for public review, and written comments are solicited from readers. Comments received by the members will be considered for inclusion in future revisions of this specification.

**Support:** This specification is supported by the identified member companies of the SFF Committee.

**POINTS OF CONTACT:**

Barry Olawsky  
Hewlett Packard  
11445 Compaq Center Dr W  
Houston, TX 77070

Ph: 281-514-8624  
[barry.olawsky@hp.com](mailto:barry.olawsky@hp.com)

Tom Palkert  
Molex  
2222 Wellington Ct  
Lisle, IL 60532

Ph: 952-200-8542  
[tpalkert@molex.com](mailto:tpalkert@molex.com)

I. Dal Allan  
Chairman SFF Committee  
14426 Black Walnut Court  
Saratoga CA 95070

Ph: 408-867-6630  
[endlcom@acm.org](mailto:endlcom@acm.org)

**EXPRESSION OF SUPPORT BY MANUFACTURERS**

The following member companies of the SFF Committee voted in favor of this industry specification.

Arista	LSI
Dell Computer	Luxshare/ICT
ENDL	Mellanox
ETRI	Molex
FCI	NetApp
Finisar	QLogic
GLGnet Electronics	Shinning Electronics
Hewlett Packard	Siemon
IBM	Sumitomo
Jess-Link	TE Connectivity

The following member companies of the SFF Committee voted against this industry specification.

JDS Uniphase

The following member companies of the SFF Committee voted to abstain on this industry specification.

AMI	Luxshare-ICT
Avago	Oclaro
Broadcom	Sandisk
Cinch	Seagate
EMC	Sun Microsystems
Emulex	Toshiba
Foxconn	Volex
HGST	Western Digital
Intel	Yamaichi

The user's attention is called to the possibility that implementation to this Specification may require use of an invention covered by patent rights. By distribution of this specification, no position is taken with respect to the validity of a claim or claims or of any patent rights in connection therewith. Members of the SFF Committee which advise that a patent exists are required to provide a statement of willingness to grant a license under these rights on reasonable and non-discriminatory terms and conditions to applicants desiring to obtain such a license.

**Update History:**

Rev 0.9

- Clarified wording in 6.2.2

Rev 1.0

- Added missing reservation entries (Bytes 133, 134, and 220). Modified bit entry labels (Bytes 93 and 136).

Rev 1.2

- Editorial: Formatted Word controls to improve pagination breaks and comply with style guide.

Rev 1.3

- Table 20 Identifier Values and Table 24 Encoding Values modified to point to SFF-8024 as the reference for later values and codes.

## Rev 1.4

- Added Revision Compliance Byte. Changed Bytes 1, 131, 138, 146, 164, 188, and 189 to comply with latest SFF-8436 map. Added 12 Gbps SAS bit in Byte 133. Various grammatical changes made.

## Rev 1.5

- Added functionality for QSFP28 (4x25G, 4x28G) transceivers per the requirements of 100GE, EDR Infiniband and 128GFC Fibre Channel. Tables 7, 8, 10, 12, 13, 17, 19, 20, 21, 23, 29, 29A, 32A, 36, 37, 41 and section 6.2.5, 6.3.6, 6.3.12, 6.3.27.

## Rev 1.6

- Abstract and Scope corrected to include transceiver modules as well as shielded cables as intended applications.

## Rev 1.7

- Editorial: Expanded 2.1 to include specifications referenced in the body. Near-invisible superscripts were modified to be visible text and cross-references made dynamic.

- Reference to SFF-8078 in Table 13 Control Function Bytes corrected to SFF-8079.

- Table 20 Identifier Values and Table 24 Encoding Values which had been retained in the text for information were removed.

- Table 23 Specification Compliance and Table 29A Extended Ethernet Compliance Codes tables were moved to SFF-8024.

## Rev 1.9

- Clarified Address 5 Loss of Lock indicators as latched

- Added Address 93 bit 2 High Power Class Enable lockout feature

- Clarified Address 98 CDR controls as 1b=On and 0b=Off (ie. bypassed)

- Clarified Table 21 for Address 129 bits 1-0 to refer to Address 93 bit 2

- Added Adaptive EQ indicator in Address 193 bit 3.

- Clarified Address 194 bits 7-6 setting as 1b=Controllable, 0b=Fixed

- Added Address 220 bit 2 to identify Tx Power diagnostic monitoring supported

- Added Page 03h Address 224 to define magnitude of Tx EQ and Rx Emph supported

- Added TX Adaptive EQ capability indicator, Page 00h, Address 193 bit 3

- Added TX Adaptive EQ (per ch) control bits in Page 03h, Address 241 bits 3-0

- Added TX Adaptive EQ Fault flag in Address 6 and masking bits in Address 101

- Added RX output amplitude support indicators in Page 03h Byte 225

- Added text to section 6.3.2 indicating that the power class identifiers specify worst case maximum power dissipation.

- Added Initialization complete flag to Byte 6 bit 0.

## Rev 2.0

- Changed the amplitude setting 0 from 200-400 to 100-400mv.

- Added Version 2 to address 141.

- Added Version 2 Rate Select table to Table 14 with: 00 as under 12Gb/s , 01 as between 12Gb/s and 24Gb/s, 10 as between 24Gb/s and 26Gb/s and 11 is above 26Gb/s

- Changed revision register compliance bit for revision 1.9 to 2.0 (1.9 was never released)

- Editorial changes to fix spelling and maintain consistent naming.

## Rev 2.1

- Assigned Page 00h Bytes 111-112 for use by PCI-SIG

- Restored Table 23 and Table 24 from SFF-8024

- Replaced 'See SFF-8024 Table 4-x' with 'See SFF-8024 Transceiver Management'

- Made Page/Address Byte, Page/Address, Page/Byte synonyms common: as Page/Byte

- Added Page/Byte/Bit location to those table titles which did not have it

- Alphabetized abbreviations and added some that were missing

- Deleted 'Ethernet' in respect to Extended Specification Compliance Codes

- Replaced Figure 13 with current use of memory

- Other minor corrections e.g. added 'h' as in Page 00h when it was missing

Rev 2.2- During the review of Rev 2.1 it was recommended that:

o the contents of Table 22 Connector Type be moved to SFF-8024.

o the contents of Table 24 Encoding Values be returned to SFF-8024.

- Other minor editing improvements

## Rev 2.3

- Nomenclature of 10e in Section 2.5 Abbreviations replaced by 10<sup>+</sup>

## Rev 2.4

- Adopted Figure/Table numbering style of current template
- To make correlation of previous Change History easier for readers, a Cross Reference of Figures and Tables was prepared.

## Rev 2.5

- Table 6-30 split creating new Table 6-31. Old Tables 6-31 to 6-35 become new Tables 6-32 to 6-36.
- Figure 1-1 updated to reference SFF-8665 (QSFP28)
- 2.1 Industry Documents - added SFF-8665
- Table 5-3 updated to include Bytes 93, 98, 99 and 107
- Table 5-6 updated to include sub-headings with page numbers and to add Bytes 94-97, 100-104, 105-106, 111-112, 114-118. Changed description of Page 03h Bytes 226-241 to Optional Channel Controls. Added Page 03h Bytes 254-255.
- 6.1 Overview. Added fourth paragraph explaining details of non-implemented pages.
- Figure 6-1. Updated Page 00h descriptions for Bytes 22-33, 100-104, 105-106, 108-110, 111-112, 113 and 114. Removed '(Cable Assemblies)' from Page 03h sub-heading.
- 6.1.1.1 shortened column descriptions by removing 'applications' from each one.
- Table 6-1. Updated descriptions at Bytes 22-33, 86-98, 99, 100-104, 105-106, 108-110, 111-112, 113, 114-118.
- 6.2.2 Status Indicators. Added text to third sentence of first paragraph to emphasize that both the IntL pin and bit are asserted upon completion of a power up reset.
- Table 6-3. Added value 07h for rev 2.5. Added text to value 00h - 'Do not use for...'. Updated value 01h to say SFF-8436 rev 4.8 or earlier.
- Table 6-5. Additional description for Byte 6 bit 0 Initialization Complete Flag referencing Table 6-25 for the new Initialization Complete Implemented bit.
- 6.2.4 Free Side Device Monitors. Added fifth<sup>h</sup> paragraph to explain placement of temperature sensor.
- Table 6-8. Added Bytes 66-73 description for reserved channel monitor set 5.
- Table 6-13. Corrected Byte 101 bits 7-4 names from L-Tx... to M-Tx...
- 6.2.9 Free Side Device Properties. Added paragraphs 5 and 6 to explain the purpose of Byte 113 bits 3-0 and Byte 113 bits 6-4. This byte is added for breakout cables.
- Table 6-14. Added Byte 113 bits 6-4 Far End Implementation and bits 3-0 Near End Implementation descriptions.
- 6.2.11 Page Select. Added last sentence to define behavior when the host writes an unsupported page value.
- Table 6-15. Removed sub-headers for Base ID, Extended ID and Vendor Specific ID Fields. Changed Name of Byte 130 from 'Connector, Media' to 'Connector Type'. Updated description of Byte 146 to clarify that all cable assemblies are in units of 1m and OM4 fiber lengths are in units of 2m.
- 6.3.8 through 6.3.12. Added words to clarify usage for separable modules and for cable assemblies.
- 6.3.13. Additional sentence referencing Byte 130 (connector type) to distinguish active optical cable (AOC) from separable module (SM).
- Table 6-20. Added '/ Undefined' to value 1000b.
- 6.3.27 Diagnostic Monitoring Type. Added additional words to fourth and fifth paragraphs to explain the treatment of Byte 220 bits 3-2 when not set.
- Table 6-25. Added Byte 221 bit 4 Initialization Complete Flag Implemented, with explanation.
- Table 6-29. Reformatted with # Bytes column and updated descriptions.
- Table 6-31. Added Byte 225 bits 5-4 Rx output emphasis type with description.

- Table 6-32. Bytes 226-233 from Vendor Specific to Reserved. Added descriptions for Byte 241 bits 3-0 to specify that adaptive equalization is the default if it is implemented.
- Table 6-35. Code 1xxx from Vendor Specific to Reserved.
- 6.6.2 Optional Channel Controls. Added 2 sentences at the end of first paragraph to explain that free side devices can limit the maximum emphasis supported using Byte 224.

Rev 2.6

- Title changed per request to comply with the lexicon
- Table 5-4 and other content consolidated into Table 5-3.

<b>Cross Reference of Figures and Tables</b>	<b>2.1</b>	<b>&gt;Rev 2.3</b>
Hierarchy of Interface Specifications (Example)	1	Figure 1-1
Common Management Interface Block Diagram	2	Figure 4-1
Direct Attach Cable Assembly Implementation	3	Figure 4-2
Separable Cable Assembly Implementation	4	Figure 4-3
Management Interface Scope	5	Figure 4-4
Write Byte Operation	6	Figure 5-1
Sequential Write Operation	7	Figure 5-2
Current Address Read	8	Figure 5-3
Random Read	9	Figure 5-4
Sequential Address Read Starting at Current Address	10	Figure 5-5
Sequential Address Read Starting with Random Read	11	Figure 5-6
Timing Diagram	12	Figure 5-7
Common Memory Map	13	Figure 6-1
Management Interface timing parameters	1	Table 5-1
Non-Volatile Memory Specification	2	Table 5-2
Single Byte Writable Memory Block Lower Page 00h	3	Table 5-3
Multiple Byte Writable Memory Block	4	Table 5-3
Lower Page 00h Memory Map	5	Table 6-1
Status Indicators (Page 00h Bytes 1-2)	6	Table 6-2
Revision Compliance (Page 00h Byte 1)	7	Table 6-3
Channel Status Interrupt Flags (Page 00h Bytes 3-5)	8	Table 6-4
Free Side Monitor Interrupt Flags (Page 00h Bytes 6-8)	9	Table 6-5
Channel Monitor Interrupt Flags (Page 00h Bytes 9-21)	10	Table 6-6
Free Side Monitoring Values (Page 00h Bytes 22-33)	11	Table 6-7
Channel Monitoring Values (Page 00h Bytes 34-81)	12	Table 6-8
Control Function Bytes (Page 00h Bytes 86-99)	13	Table 6-9
xN_Rate_Select with Extended Rate Selection	14	Table 6-10
Application Select (Page 00h Bytes 89-92 and Bytes 94-97)	15	Table 6-11
Control Mode Definition	16	Table 6-12
Hardware Interrupt Pin Masking Bits (Page 00h Bytes 100-106)	17	Table 6-13
Free Side Device Properties (Page 00h Bytes 108-111)	18	Table 6-14
Upper Page 00h Memory Map	19	Table 6-15
Identifier Values (Page 00h Byte 128)	20	SFF-8024
Extended Identifier Values (Page 00h Byte 129)	21	Table 6-16
Connector Type: Media (Page 00h Byte 130)	22	SFF-8024
Specification Compliance Codes (Page 00h Bytes 131-138)	23	Table 6-17
Encoding Values (Page 00h Byte 139)	24	SFF-8024
Extended Rate Select Compliance Tag Assignment (Page 00h Byte 141)	25	Table 6-18
Device Technology Description (Page 00h Byte 147)	26	Table 6-19
Transmitter Technology (Page 00h Byte 147 bits 7-4)	27	Table 6-20
Extended Module Code Values (Page 00h Byte 164)	28	Table 6-21
Option Values (Page 00h Bytes 193-195)	29	Table 6-22
Date Codes (Page 00h Bytes 212-219)	30	Table 6-23
Diagnostic Monitoring Type (Page 00h Byte 220)	31	Table 6-24
Enhanced Options (Page 00h Byte 221)	32	Table 6-25
Extended Bit Rate: Nominal (Page 00h Byte 222)	32A	Table 6-26
Upper Page 01h Application Select Table	33	Table 6-27
Application Code Structure	34	Table 6-28
Upper Page 03h Memory Map	35	Table 6-29
Free Side Device and Channel Thresholds (Page 03h Bytes 128-223)	36	Table 6-30

Optional Equalizer, Emphasis and Amplitude Support (Page 03h Bytes 224-225)	36	Table 6-31
Optional Channel Controls (Page 03h Bytes 226-241)	37	Table 6-32
Output Differential Amplitude Control (Page 03h Bytes 238-239)	38	Table 6-33
Input Equalization (Page 03h Bytes 234-235)	39	Table 6-34
Output emphasis Control (Page 03h Bytes 236-237)	40	Table 6-35
Channel Monitor Masks (Page 03h Bytes 242-253)	41	Table 6-36

## Foreword

The development work on this specification was done by the SFF Committee, an industry group. The membership of the committee since its formation in August 1990 has included a mix of companies which are leaders across the industry.

When 2 1/2" diameter disk drives were introduced, there was no commonality on external dimensions e.g. physical size, mounting locations, connector type, and connector location, between vendors.

The first use of these disk drives was in specific applications such as laptop portable computers and system integrators worked individually with vendors to develop the packaging. The result was wide diversity, and incompatibility.

The problems faced by integrators, device suppliers, and component suppliers led to the formation of the SFF Committee as an industry ad hoc group to address the marketing and engineering considerations of the emerging new technology.

During the development of the form factor definitions, other activities were suggested because participants in the SFF Committee faced more problems than the physical form factors of disk drives. In November 1992, the charter was expanded to address any issues of general interest and concern to the storage industry. The SFF Committee became a forum for resolving industry issues that are either not addressed by the standards process or need an immediate solution.

Those companies which have agreed to support a specification are identified in the first pages of each SFF Specification. Industry consensus is not an essential requirement to publish an SFF Specification because it is recognized that in an emerging product area, there is room for more than one approach. By making the documentation on competing proposals available, an integrator can examine the alternatives available and select the product that is felt to be most suitable.

SFF Committee meetings are held during T10 weeks (see [www.t10.org](http://www.t10.org)), and Specific Subject Working Groups are held at the convenience of the participants. Material presented at SFF Committee meetings becomes public domain, and there are no restrictions on the open mailing of material presented at committee meetings.

Most of the specifications developed by the SFF Committee have either been incorporated into standards or adopted as standards by EIA (Electronic Industries Association), ANSI (American National Standards Institute) and IEC (International Electrotechnical Commission).

If you are interested in participating or wish to follow the activities of the SFF Committee, the signup for membership and/or documentation can be found at:  
[www.sffcommittee.com/ie/join.html](http://www.sffcommittee.com/ie/join.html)

The complete list of SFF Specifications which have been completed or are currently being worked on by the SFF Committee can be found at:  
<ftp://ftp.seagate.com/sff/SFF-8000.TXT>

If you wish to know more about the SFF Committee, the principles which guide the activities can be found at:  
<ftp://ftp.seagate.com/sff/SFF-8032.TXT>

Suggestions for improvement of this specification will be welcome. They should be sent to the SFF Committee, 14426 Black Walnut Ct, Saratoga, CA 95070.



## CONTENTS

1	Scope .....	12
2	References .....	12
2.1	Industry Documents .....	12
2.2	SFF Specifications .....	12
2.3	Sources .....	13
2.4	Conventions .....	13
2.5	Abbreviations .....	13
3	Definitions .....	14
3.1	Fixed versus Free .....	14
3.1.1	Fixed .....	14
3.1.2	Free .....	14
3.2	Passive Cable .....	14
3.3	Active Cable .....	14
3.4	Pluggable Transceiver Module .....	14
4	General Description .....	14
4.1	Fixed-to-Free Side Block Diagram .....	15
4.2	Signal Definition .....	15
4.2.1	SCL .....	15
4.2.2	SDA .....	15
4.2.3	Other Physical Layer Signals .....	15
4.3	Physical Cable Assembly Implementation .....	16
4.3.1	Direct Attach .....	16
4.3.2	Separable .....	16
4.3.3	Management Interface Scope .....	16
5	2-wire Bus Interface .....	17
5.1	Signal Interface .....	17
5.2	2-wire Bus Protocol .....	17
5.2.1	Operational States and State Transition .....	17
5.2.1.1	Start .....	17
5.2.1.2	Stop .....	17
5.2.1.3	Acknowledge .....	17
5.2.1.4	Clock Stretching .....	18
5.2.2	Reset (Management Interface Only) .....	18
5.2.2.1	Power On Reset .....	18
5.2.2.2	Protocol Reset .....	18
5.2.2.3	Reset Signal .....	18
5.2.3	Format .....	18
5.2.3.1	Control .....	18
5.2.3.2	Address and Data .....	18
5.3	Read/Write Operations .....	19
5.3.1	Slave Memory Address Counter (Read and Write Operations) .....	19
5.3.2	Write Operations (BYTE Write) .....	19
5.3.3	Write Operations (Sequential Write) .....	19
5.3.4	Write Operations (Acknowledge Polling) .....	20
5.3.5	Read Operations (Current Address Read) .....	20
5.3.6	Read Operations (Random Read) .....	21
5.3.7	Read Operations (Sequential Read) .....	22
5.4	2-wire Interface Timing .....	23
5.4.1	Timing Diagram .....	23
5.4.2	Timing Parameters .....	23
5.5	Write Operation Restrictions .....	24
6	Memory Map .....	24
6.1	Overview .....	24
6.1.1	Required Versus Optional Functionality .....	26
6.2	Lower Page 00h .....	26
6.2.1	Identifier .....	26
6.2.2	Status Indicators .....	27
6.2.3	Interrupt Flags .....	27

6.2.4	Free Side Device Monitors .....	32
6.2.5	Channel Monitors .....	32
6.2.6	Control Functions .....	34
6.2.7	Rate Select .....	36
6.2.7.1	No Rate Selection Support.....	36
6.2.7.2	Extended Rate Selection.....	36
6.2.7.3	Rate Selection Using Application Select Tables.....	36
6.2.8	Free Side Device Indicators and Channel Masks.....	37
6.2.9	Free Side Device Properties .....	39
6.2.10	Password Entry and Change .....	40
6.2.11	Page Select .....	41
6.3	Upper Memory Map Page 00h .....	41
6.3.1	Identifier .....	43
6.3.2	Extended Identifier .....	43
6.3.3	Connector Type .....	43
6.3.4	Specification Compliance .....	44
6.3.5	Encoding .....	45
6.3.6	Nominal Bit Rate .....	45
6.3.7	Extended Rate Select Compliance .....	45
6.3.8	Length (Standard SM Fiber) -km .....	45
6.3.9	Length (OM3) .....	46
6.3.10	Length (OM2) .....	46
6.3.11	Length (OM1) .....	46
6.3.12	Length: Cable Assembly (passive or active) or Optical Fiber (OM4)...	46
6.3.13	Device Technology .....	46
6.3.14	Vendor Name .....	47
6.3.15	Extended Module Codes .....	47
6.3.16	Vendor Organizationally Unique Identifier Field.....	48
6.3.17	Vendor Part Number .....	48
6.3.18	Vendor Revision Number .....	48
6.3.19	Wavelength or Copper Cable Attenuation.....	48
6.3.20	Wavelength Tolerance .....	48
6.3.21	Maximum Case Temperature .....	49
6.3.22	CC_BASE .....	49
6.3.23	Extended Specification Compliance Codes.....	49
6.3.24	Options .....	49
6.3.25	Vendor Serial Number .....	50
6.3.26	Date Code .....	51
6.3.27	Diagnostic Monitoring Type .....	51
6.3.28	Enhanced Options .....	51
6.3.29	Check Code Extension .....	52
6.3.30	Vendor Specific .....	52
6.4	Upper Page 01h.....	53
6.5	Upper Page 02h.....	53
6.6	Upper Page 03h.....	53
6.6.1	Free Side Device and Channel Thresholds.....	53
6.6.2	Optional Channel Controls .....	55
6.6.3	Channel Monitor Masks .....	58

## FIGURES

Figure 1-1	Hierarchy of Interface Specifications (Example)	12
Figure 4-1	Common Management Interface Block Diagram	15
Figure 4-2	Direct Attach Cable Assembly Implementation	16
Figure 4-3	Separable Cable Assembly Implementation	16
Figure 4-4	Management Interface Scope	17
Figure 5-1	Write Byte Operation	19
Figure 5-2	Sequential Write Operation	20
Figure 5-3	Current Address Read	21
Figure 5-4	Random Read	21
Figure 5-5	Sequential Address Read Starting at Current Address	22

Figure 5-6	Sequential Address Read Starting with Random Read	22
Figure 5-7	Timing Diagram	23
Figure 6-1	Common Memory Map	25

## TABLES

Table 5-1	Management Interface timing parameters	23
Table 5-2	Non-Volatile Memory Specification	23
Table 5-3	Writable Memory Blocks	24
Table 6-1	Lower Page 00h Memory Map	26
Table 6-2	Status Indicators (Page 00h Bytes 1-2)	27
Table 6-3	Revision Compliance (Page 00h Byte 1)	27
Table 6-4	Channel Status Interrupt Flags (Page 00h Bytes 3-5)	28
Table 6-5	Free Side Monitor Interrupt Flags (Page 00h Bytes 6-8)	29
Table 6-6	Channel Monitor Interrupt Flags (Page 00h Bytes 9-21)	30
Table 6-7	Free Side Monitoring Values (Page 00h Bytes 22-33)	32
Table 6-8	Channel Monitoring Values (Page 00h Bytes 34-81)	33
Table 6-9	Control Function Bytes (Page 00h Bytes 86-99)	34
Table 6-10	xN_Rate_Select with Extended Rate Selection	36
Table 6-11	Application Select (Page 00h Bytes 89-92 and Bytes 94-97)	37
Table 6-12	Control Mode Definition	37
Table 6-13	Hardware Interrupt Pin Masking Bits (Page 00h Bytes 100-106)	37
Table 6-14	Free Side Device Properties (Page 00h Bytes 108-113)	40
Table 6-15	Upper Page 00h Memory Map	41
Table 6-16	Extended Identifier Values (Page 00h Byte 129)	43
Table 6-17	Specification Compliance Codes (Page 00h Bytes 131-138)	44
Table 6-18	Extended Rate Select Compliance Tag Assignment (Page 00h Byte 141)	45
Table 6-19	Device Technology (Page 00h Byte 147)	47
Table 6-20	Transmitter Technology (Page 00h Byte 147 Bits 7-4)	47
Table 6-21	Extended Module Code Values (Page 00h Byte 164)	47
Table 6-22	Option Values (Page 00h Bytes 193-195)	50
Table 6-23	Date Codes (Page 00h Bytes 212-219)	51
Table 6-24	Diagnostic Monitoring Type (Page 00h Byte 220)	51
Table 6-25	Enhanced Options (Page 00h Byte 221)	52
Table 6-26	Extended Bit Rate: Nominal (Page 00h Byte 222)	52
Table 6-27	Upper Page 01h Application Select Table	53
Table 6-28	Application Code Structure	53
Table 6-29	Upper Page 03h Memory Map	53
Table 6-30	Free Side Device and Channel Thresholds (Page 03h Bytes 128-223)	54
Table 6-31	Optional Equalizer, Emphasis and Amplitude Support (Page 03h Bytes 224-225)	55
Table 6-32	Optional Channel Controls (Page 03h Bytes 226-241)	55
Table 6-33	Output Differential Amplitude Control (Page 03h Bytes 238-239)	57
Table 6-34	Input Equalization (Page 03h Bytes 234-235)	57
Table 6-35	Output emphasis Control (Page 03h Bytes 236-237)	58
Table 6-36	Channel Monitor Masks (Page 03h Bytes 242-253)	58

SFF Committee --

## Management Interface for Cabled Environments

### 1 Scope

This specification defines a common memory map and protocol that can be used to manage both pluggable transceiver modules and managed external cable interface implementations. Physical layer and mechanical details of the interface are outside the scope of this document. Memory map details and communication protocol used to transfer the information are described within this document. This approach facilitates a common memory map and management interface for applications with different mechanical, physical layer and otherwise different implementations. For example, SFF-8449 defines a four channel solution which documents the management interface physical layer, references SFF-8636 to ensure compatibility with the common memory map and protocol.




FIGURE 1-1 HIERARCHY OF INTERFACE SPECIFICATIONS (EXAMPLE)

### 2 References

The SFF Committee activities support the requirements of the storage industry, and it is involved with several standards.

#### 2.1 Industry Documents

The following interface standards and specifications are relevant to this Specification.

- SFF-8024 SFF Committee Cross Reference to Industry Products
- INF-8074 SFP (Small Formfactor Pluggable) 1 Gb/s Transceiver
- SFF-8079 SFP Rate and Application Selection
- SFF-8431 SFP+ 10 Gb/s and Low Speed Electrical Interface
- SFF-8449 Shielded Cables Management Interface for SAS
- SFF-8472 Diagnostic Monitoring Interface for Optical Transceivers
- SFF-8665 QSFP+ 28 Gb/s 4X Pluggable Transceiver Solution (QSFP28)

#### 2.2 SFF Specifications

There are several projects active within the SFF Committee. The complete list of specifications which have been completed or are still being worked on are listed in the specification at <ftp://ftp.seagate.com/sff/SFF-8000.TXT>

## 2.3 Sources

Those who join the SFF Committee as an Observer or Member receive electronic copies of the minutes and SFF specifications (<http://www.sffcommittee.com/ie/join.html>).

Copies of ANSI standards may be purchased from the Inter-National Committee for Information Technology Standards (<http://www.techstreet.com/incitsgate.tmpl>).

## 2.4 Conventions

The American convention of numbering is used (i.e., a comma separates the thousands and higher multiples, and a period is used as the decimal point). This is equivalent to the ISO/IEC convention of a space and comma.

English	French	ISO
0.6	0,6	0.6
1,000	1 000	1 000
1,323,462.9	1 323 462,9	1 323 462.9

## 2.5 Abbreviations

For the purpose of this SFF Specification the following units and abbreviations apply:

AC	Active Cable
AO	Active Optical cable
C	degrees Celsius (thermal unit associated with a value)
C	Conditional upon another parameter which is optional
dB	decibel (base 10 logarithmic unit)
dBm	decibels above one milliwatt (i.e., 10dBm)
Gbps	gigabits per second (i.e., 10 <sup>9</sup> bits per second)
GHz	gigahertz (i.e., 10 <sup>9</sup> cycles per second)
h	hexadecimal (suffix to preceding hexadecimal based number)
Hz	hertz (i.e., cycles per second)
kHz	kilohertz (i.e., 10 <sup>3</sup> cycles per second)
km	kilometer (i.e., 10 <sup>3</sup> meters)
LSB	Least Significant Bit
m	meter (unit of length)
mA	milliampere (i.e., 10 <sup>-3</sup> amperes)
Mbps	megabits per second (i.e., 10 <sup>6</sup> bits per second)
MHz	megahertz (i.e., 10 <sup>6</sup> cycles per second)
ms	millisecond (i.e., 10 <sup>-3</sup> seconds)
MSB	Most Significant Bit
mV	millivolt (i.e., 10 <sup>-3</sup> volts)
mW	milliwatt (i.e., 10 <sup>-3</sup> watts)
nm	nanometer (i.e., 10 <sup>-9</sup> meters)
ns	nanosecond (i.e., 10 <sup>-9</sup> seconds)
O	Optional
P-P	peak-to-peak
PC	Passive Cable
ps	picosecond (i.e., 10 <sup>-12</sup> seconds)
R	Required
s	second (unit of time)
SM	Separable Module
uA	microampere (i.e., 10 <sup>-6</sup> amperes)
um	micrometer (i.e., 10 <sup>-6</sup> meters)
us	microsecond (i.e., 10 <sup>-6</sup> seconds)
uV	microvolt (i.e., 10 <sup>-6</sup> volts)
uW	microwatt (i.e., 10 <sup>-6</sup> watts)
V	volt (unit of electrical potential)

W watt (unit of electrical power)

								MSB8-bit FieldLSB							
MSB16-bit FieldLSB															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### 3 Definitions

#### 3.1 Fixed versus Free

##### 3.1.1 Fixed

The terminology "fixed" is used to describe the gender of the mating side of the connector that accepts its mate upon mating. This gender is frequently, but not always, associated with the common terminology "receptacle". Other terms commonly used are "female" and "socket connector". The term "fixed" is adopted from EIA standard terminology as the gender that most commonly exists on the fixed end of a connection, for example, on the board or bulkhead side.

##### 3.1.2 Free

The terminology "free" is used to describe the gender of the mating side of the connector that penetrates its mate upon mating. This gender is frequently, but not always, associated with the common terminology "plug". Other terms commonly used are "male" and "pin connector". The term "free" is adopted from EIA standard terminology as the gender that most commonly exists on the free end of a connection, for example, on the cable side.

#### 3.2 Passive Cable

In this specification, a passive cable only requires power to operate the management interface circuitry.

#### 3.3 Active Cable

In this specification, an active cable requires power for circuitry that is integral to any of the TX/RX high speed serial channels supported by the cable. In addition, the active cable requires power to operate the management interface.

#### 3.4 Pluggable Transceiver Module

In this specification, a pluggable transceiver module requires power for the management interface and for the circuitry integral to the TX/RX high speed serial channels supported by the module. The module also has a media dependent interface (MDI), such as a duplex single mode fiber or a parallel multimode fiber connector. The high speed electrical interface of the module may contain equalizers and retimers (CDRs) which are managed by registers defined in this management interface specification.

### 4 General Description

The common management interface provides a method for the fixed side to determine the characteristics and status of the free side. In some implementations, the interface also provides a mechanism to control the operation of the free side circuitry. For the case where the free side is a cable, the fixed side can determine if the cable is passive, active copper, or active optical. For the case where the free side is a transceiver module, the fixed side can determine if the module is single mode, multimode or copper and which transmission standards are supported. Parameters such as supplier, part number, propagation delay and loss (for passive cables) can also be determined.

#### 4.1 Fixed-to-Free Side Block Diagram

Note the limitations in scope of SFF-8636 in the fixed-to-free side management interface.




FIGURE 4-1 COMMON MANAGEMENT INTERFACE BLOCK DIAGRAM

#### 4.2 Signal Definition

The 2-wire management interface shall include the following physical layer signals.

##### 4.2.1 SCL

2-wire interface clock.

##### 4.2.2 SDA

2-wire interface data.

##### 4.2.3 Other Physical Layer Signals

Additional physical layer signals such as power, module present, interrupt, reset and low-power mode may be implemented but are beyond the scope of SFF-8636. Memory

map parameters may reference physical layer signals other than SCL and SDA to reserve space but these details are beyond the scope of this specification.

### 4.3 Physical Cable Assembly Implementation

#### 4.3.1 Direct Attach

The interconnect implementation may be a direct attach passive, active copper or optical cable interconnect.




FIGURE 4-2 DIRECT ATTACH CABLE ASSEMBLY IMPLEMENTATION

#### 4.3.2 Separable

Figure 4 depicts a separable active copper or optical transceiver interconnect implementation. Only the management interface between the fixed and free side is within the scope of this document.




FIGURE 4-3 SEPARABLE CABLE ASSEMBLY IMPLEMENTATION

#### 4.3.3 Management Interface Scope

The scope of the management and active cable power interfaces is limited. Note that management and power interfaces do not extend from one free side end of the cable to the other.






FIGURE 4-4 MANAGEMENT INTERFACE SCOPE

## 5 2-wire Bus Interface

### 5.1 Signal Interface

The 2-wire serial interface shall consist of a master and slave. The fixed side shall be the master and the free side shall be the slave. Control and data are transferred serially. The master shall initiate all data transfers. Data can be transferred from the master to the slave and from the slave to the master. The 2-wire interface shall consist of clock (SCL) and data (SDA) signals.

The master utilizes SCL to clock data and control information on the 2-wire bus. The master and slave shall latch the state of SDA on the positive transitioning edge of SCL.

The SDA signal is bi-directional. During data transfer, the SDA signal shall transition when SCL is low. A transition on the SDA signal while SCL is high shall indicate a stop or start condition.

### 5.2 2-wire Bus Protocol

#### 5.2.1 Operational States and State Transition

##### 5.2.1.1 Start

A high-to-low transition of SDA with SCL high is a START condition. All 2-wire bus operations shall begin with a START condition.

##### 5.2.1.2 Stop

A low-to-high transition of SDA with SCL high is a STOP condition. All 2-wire bus operations shall end with a STOP condition.

##### 5.2.1.3 Acknowledge

After sending each 8-bit word, the side driving the 2-wire bus releases the SDA line for one bit time, during which the monitoring side of the 2-wire bus is

allowed to pull SDA low (zero) to acknowledge (ACK) that it has received each word. Write data operations shall be acknowledged by the slave for all bytes. Read data operations shall be acknowledged by the master for all but the final byte read, for which the master shall respond with a non-acknowledge (NACK) by permitting SDA to remain high and followed by a STOP.

#### 5.2.1.4 Clock Stretching

To extend the transfer the slave asserts clock low. This can be used by the slave to delay completion of the operation.

#### 5.2.2 Reset (Management Interface Only)

##### 5.2.2.1 Power On Reset

The interface shall enter a reset state upon loss of power. After power is returned, the interface shall transition from the reset state within a time period that is beyond the scope of this document.

##### 5.2.2.2 Protocol Reset

Synchronization issues may cause the master and slave state machines to disagree on the specific bit location currently being transferred, the type of operation or even if an operation is in progress. The 2-wire interface protocol has no explicitly defined reset mechanism. The following procedure may force completion of the current operation and cause the slave to release SDA.

- a) The master shall provide up to nine SCL clock cycle (drive low, then high) to the slave
- b) The master shall monitor SDA while SCL is high on each cycle.
- c) If the slave releases SDA, it will be high and the master shall initiate a START operation
- d) If SDA remains low after a full nine clock cycles the protocol reset has failed

##### 5.2.2.3 Reset Signal

Some implementations may include a reset pin. If provided, upon assertion of the reset pin the free side shall transition to the reset state. The delay for the state transition is beyond the scope of this document.

#### 5.2.3 Format

##### 5.2.3.1 Control

After the start condition, the first 8-bit word of a 2-wire bus operation shall consist of '1010000' followed by a read/write control bit.

1	0	1	0	0	0	0	R/W
MSB							LSB

The least significant bit indicates if the operation is a data read or write. A read operation is performed if this bit is high and a write operation is executed if this bit is set low. Upon completion of the control word transmission the slave shall assert the SDA signal low to acknowledge delivery (ACK) of the control/address word.

##### 5.2.3.2 Address and Data

Following the read/write control bit, addresses and data words are transmitted in 8-bit words. Data is transferred with the most significant bit (MSB) first.

### 5.3 Read/Write Operations

#### 5.3.1 Slave Memory Address Counter (Read and Write Operations)

All 2-wire slaves maintain an internal data word address counter containing the last address accessed during the latest read or write operation, incremented by one. The address counter is incremented whenever a data word is received or sent by the slave. This address remains valid between operations as long as power to the slave is maintained. Upon loss of power to or reset of the free side device, the slave address counter contents may be indeterminate. The address roll-over during read and writes operations is from the last byte of the 128-byte memory page to the first byte of the same page.

#### 5.3.2 Write Operations (BYTE Write)

A write operation requires an 8-bit data word address following the device address write word (10100000) and acknowledgement. Upon receipt of this address, the slave shall again respond with a zero (ACK) to acknowledge and then clock in the first 8-bit data word. Following the receipt of the 8-bit data word, the slave shall output a zero (ACK) and the master must terminate the write sequence with a STOP condition for the write cycle to begin. If a START condition is sent in place of a STOP condition (i.e. a repeated START per the 2-wire interface specification) the write is aborted and the data received during that operation is discarded. Upon receipt of the proper STOP condition, the slave enters an internally timed write cycle,  $t_{WR}$ , to internal memory. The slave disables its management interface input during this write cycle and shall not respond or acknowledge subsequent commands until the internal memory write is complete.

Note that 2-wire interface 'Combined Format' using repeated START conditions is not supported on write commands.

		CONTROL WORD										BYTE OFFSET ADDRESS										DATA WORD ( <i>i</i> )										
MASTER	START	MSB							LSB	WRITE		MSB							LSB		MSB								LSB		STOP	
		1	0	1	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	0	X	X	X	X	X	X	X	X	X	0		
SLAVE												ACK									ACK										ACK	

acknowledges receipt of the first data word, the master can transmit up to three more data words. The slave shall send an acknowledge after each data word received. The master must terminate the sequential write sequence with a STOP condition or the write operation shall be aborted and data discarded. Note that 2-wire interface 'combined format' using repeated START conditions is not supported on write commands.

[illegible]

### FIGURE 5-2 SEQUENTIAL WRITE OPERATION

### 5.3.4 Write Operations (Acknowledge Polling)

Once the slave internally timed write cycle has begun (and inputs are being ignored on the bus) acknowledge polling can be used to determine when the write operation is complete. This involves sending a START condition followed by the device address word. Only if the internal write cycle is complete shall the slave respond with an acknowledge to subsequent commands, indicating read or write operations can continue.

### 5.3.5 Read Operations (Current Address Read)

A current address read operation requires only the slave address read word (10100001) be sent. Once acknowledged by the slave, the current address data word is serially clocked out. The transfer is terminated when the master responds with a NACK and a STOP instead of an acknowledge.

		CONTROL WORD																			
M A S T E R	S T A M B								R E A D S B											N A C K	S T C P
		1	0	1	0	0	0	0	1	0	X	X	X	X	X	X	X	X	X	1	
S L A V E											A C K	M S B								L S B	
											DATA WORD ( <i>i</i> )										

**FIGURE 5-3 CURRENT ADDRESS READ**

### 5.3.6 Read Operations (Random Read)

A random read operation requires a dummy write operation to load in the target byte address. This is accomplished by the following sequence: The target 8-bit data word address is sent following the device address write word (10100000) and acknowledged by the slave. The master then generates another START condition (aborting the dummy write without incrementing the counter) and a current address read by sending a device read address (10100001). The slave acknowledges the device address and serially clocks out the requested data word. The transfer is terminated when the master responds with a NACK and a STOP instead of an acknowledge.

[illegible]

### FIGURE 5-4 RANDOM READ

### 5.3.7 Read Operations (Sequential Read)

Sequential reads are initiated by either a current address read or a random address read. To specify a sequential read, the master responds with an acknowledge (instead of a STOP) after each data word. As long as the slave receives an acknowledge, it shall serially clock out sequential data words. The transfer is terminated when the master responds with a NACK and a STOP instead of an acknowledge.

[illegible]

**FIGURE 5-5 SEQUENTIAL ADDRESS READ STARTING AT CURRENT ADDRESS**

[illegible]

**FIGURE 5-6 SEQUENTIAL ADDRESS READ STARTING WITH RANDOM READ**

## 5.4 2-wire Interface Timing

### 5.4.1 Timing Diagram




FIGURE 5-7 TIMING DIAGRAM

### 5.4.2 Timing Parameters

TABLE 5-1 MANAGEMENT INTERFACE TIMING PARAMETERS

Parameter	Symbol	Min	Max	Unit	Conditions
Clock Frequency	fSCL	0	400	kHz	
Clock Pulse Width Low	tLOW	1.3		us	
Clock Pulse Width High	tHIGH	0.6		us	
Time bus free before new transmission can start	tBUF	20		us	Between STOP and START and between ACK and ReStart
START Hold Time	tHD.STA	0.6		us	
START Set-up Time	tSU.STA	0.6		us	
Data In Hold Time	tHD.DAT	0		us	
Data in Set-up Time	tSU.DAT	0.1		us	
Input Rise Time (400 kHz)	tR.400		300	ns	From (VIL,MAX-0.15) to (VIH, MIN +0.15)
Input Fall Time (400 kHz)	tF.400		300	ns	From (VIH,MIN + 0.15) to (VIL,MAX - 0.15)
STOP Set-up Time	tSU.STO	0.6		us	
Serial Interface Clock Holdoff (Clock Stretching)	T_clock_hold		500	us	Maximum time the slave may hold the SCL line low before continuing with a read or write operation

TABLE 5-2 NON-VOLATILE MEMORY SPECIFICATION

Parameter	Symbol	Min	Max	Unit	Conditions
Complete Single or Sequential Write	tWP		40	ms	Complete (up to) 4-byte Write
Endurance (Write Cycles)		50,000		cycles	70C

## 5.5 Write Operation Restrictions

The 1-byte locations shall be written with single byte write operations, and those >1 byte may be written with multi-byte write operations. The contents of all pages except Page 02h are volatile, with contents of zero at power on.

**TABLE 5-3 WRITABLE MEMORY BLOCKS**

Byte	# Bytes	Operation	Description	
<b>Page 00h</b>				<b>Volatile</b>
86	1	Read/Write	Control Register	
87	1	Read/Write	Rx Rate select Register	
88	1	Read/Write	Tx Rate select Register	
89-92	4	Read/Write	Software Application Select per SFF-8079, Rx channels	
93	1	Read/Write	High Power Class Enable / Power Set / Power Override	
94-97	4	Read/Write	Software Application Select per SFF-8079, Tx channels	
98	1	Read/Write	Tx and Rx CDR Controls	
99	1	Read/Write	Reserved	
100-104	5	Read/Write	Hardware Interrupt Pin Masking Bits	
105-106	2	Read/Write	Vendor Specific	
107	1	Read/Write	Reserved	
111-112	2	Read/Write	Assigned for use by PCI Express	
114-118	5	Read/Write	Reserved	
119-122	4	Write-Only	Password Change Entry Area (Optional)	
123-126	4	Write-Only	Password Entry Area (Optional)	
127	1	Read/Write	Page Select Byte	
<b>Page 02h</b>				<b>Non-Volatile</b>
128-255	128	Read/Write	User Writable Memory	
<b>Page 03h</b>				<b>Volatile</b>
226-241	16	Read/Write	Optional Channel Controls	
242-253	12	Read/Write	Channel Monitor Masks	
254-255	2	Read/Write	Reserved	

## 6 Memory Map

### 6.1 Overview

The common memory map for managed external cable interfaces is utilized for serial ID, digital monitoring and control functions.

The map is arranged into a single lower page address space of 128 bytes and multiple upper address pages. This structure permits timely access to addresses in the lower page such as interrupt flags and monitors. Less time critical entries such as serial ID information and threshold settings are available with the page select function. Data used for interrupt handling is located in Lower Page 00h to enable single block read operations for time critical data.

Upper Page 01h and Upper Page 02h are optional. Upper Page 01h allows implementation of application select table while Upper Page 02h provides a user read/write space. Implementation of these two pages is optional. Lower and Upper Page 00h are always implemented. Page 03h is required if Page 00h Byte 2 bit 2 is low.

Pages 04-7Fh are reserved for future use. Writing the value of a non-supported page shall not be accepted by the transceiver. The Page Select byte shall revert to 0 and read/write operations shall be to Upper Page 00h. Pages 80-FFh are reserved for vendor specific functions.



2-Wire Serial Address 1010000x	
Lower Page 00h	
0	Identifier
1- 2	Status
3- 21	Interrupt Flags
22- 33	Free Side Device Monitors
34- 81	Channel Monitors
82- 85	Reserved
86- 98	Control
99	Reserved
100-104	Hardware Interrupt Pin Masks
105-106	Vendor Specific
107	Reserved
108-110	Free Side Device Properties
111-112	Assigned for use by PCI Express
113	Free Side Device Properties
114-118	Reserved
119-122	Password Change Entry Area (Optional)
123-126	Password Entry Area (Optional)
127	Page Select Byte

Upper Page 00h	Optional Page 01h	Optional Page 02h	Optional Page 03h			
128 Identifier	128 CC_APPS	128-255 User EEPROM Data	128-175 Free Side Device Thresholds			
129-191 Base ID Fields	129 AST Table Length (TL)		176-223 Channel Thresholds			
	130-131 Application Code Entry 0					
	132-133 Application Code Entry 1					
	134-253 other entries					
192-223 Extended ID	254-255 Application Code Entry TL		224 Tx EQ & Rx Emphasis Magnitude ID			
224-255 Vendor Specific ID			225 RX output amplitude indicators			
			226-241 Channel Controls			
			242-253 Channel Monitor Masks			
			254-255 Reserved			

FIGURE 6-1 COMMON MEMORY MAP

**Note:** Unless specifically stated otherwise, all informative ID fields must contain accurate data. Using a value of 0 to indicate a field is unspecified (as is common in the SFP definition) is not permitted. Reserved memory locations are to be filled with logic zeros in all bit locations for reserved bytes, and in reserved bit locations for partially specified byte locations.

### 6.1.1 Required Versus Optional Functionality

The memory map tables contained within this section include columns for passive cables (PC), active cables (AC), active optical cables (AO) and separable modules (SM). Depending on the free side device type, some common memory map parameters are optional. In each column, one of three options is specified: required (R), optional (O) or conditional upon another parameter which is optional (C).

## 6.2 Lower Page 00h

The 128 bytes of Lower Page 00h are used to access a variety of measurement, diagnostic and control functions. In addition, a mechanism to select upper memory map pages is provided. This portion of the address space is always directly addressable and thus is chosen for monitoring and control functions that may need to be repeatedly accessed.

**TABLE 6-1 LOWER PAGE 00H MEMORY MAP**

Byte	Description	Type	PC	AC	AO	SM
0	Identifier (See SFF-8024 Transceiver Management)	Read-Only	R	R	R	R
1-2	Status	Read-Only	See Table 6-2			
3-21	Interrupt Flags	Read-Only	See Table 6-4, Table 6-5 and Table 6-6			
22-33	Free Side Device Monitors	Read-Only	See Table 6-7			
34-81	Channel Monitors	Read-Only	See Table 6-8			
82-85	Reserved	Read-Only	-			
86-98	Control	Read/Write	See Table 6-9			
99	Reserved		-			
100-104	Free Side Device and Channel Masks	Read/Write	See Table 6-13			
105-106	Vendor Specific	Read/Write	-			
107	Reserved	Read/Write	-			
108-110	Free Side Device Properties	Read-Only	See Table 6-14			
111-112	Assigned for use by PCI Express	Read/Write	See Table 6-14			
113	Free Side Device Properties	Read-Only	See Table 6-14			
114-118	Reserved	Read/Write	-			
119-122	Password Change Entry Area	Write-Only	0	0	0	0
123-126	Password Entry Area	Write-Only	0	0	0	0
127	Page Select Byte	Read/Write	R	R	R	R

### 6.2.1 Identifier

Page 00h Byte 0 and Page 00h Byte 128 shall contain the same parameter values. See Byte 128 for parameter description. See document SFF-8024 Transceiver Management section for definition of valid values.

## 6.2.2 Status Indicators

**TABLE 6-2 STATUS INDICATORS (PAGE 00H BYTES 1-2)**

Byte	Bit	Name	Description	PC	AC	AO	SM
1	All	Revision Compliance	See Table 6-3.	R	R	R	R
2	7	Reserved		-	-	-	-
	6	Reserved		-	-	-	-
	5	Reserved		-	-	-	-
	4	Reserved		-	-	-	-
	3	Reserved		-	-	-	-
	2	Flat_mem	Upper memory flat or paged. Flat memory: 0= paging, 1= Page 00h only	R	R	R	R
	1	IntL	Digital state of the IntL Interrupt output pin (if pin supported)	0	0	0	R
	0	Data_Not_Ready	Indicates free-side has not yet achieved power up and monitor data is not ready. Bit remains high until data is ready to be read at which time the device sets the bit low.	R	R	R	R

The Data\_Not\_Ready bit shall be asserted high during free-side device reset, power up reset and prior to a valid suite of monitor readings. Once all monitor readings are valid, the bit is set low until the device is powered down or reset. Upon completion of power up reset, the free-side device shall assert the IntL pin and bit (if supported) low while de-asserting the Data\_Not\_Ready bit low. The IntL bit will remain asserted until a read is performed of the Data\_Not\_Ready bit (Byte 2).

**TABLE 6-3 REVISION COMPLIANCE (PAGE 00H BYTE 1)**

Value	Memory Map Version
00h	Revision not specified. Do not use for SFF-8636 rev 2.5 or higher.
01h	SFF-8436 Rev 4.8 or earlier
02h	Includes functionality described in revision 4.8 or earlier of SFF-8436, except that this byte and Bytes 186-189 are as defined in this document
03h	SFF-8636 Rev 1.3 or earlier
04h	SFF-8636 Rev 1.4
05h	SFF-8636 Rev 1.5
06h	SFF-8636 Rev 2.0
07h	SFF-8636 Rev 2.5
-FFh	Unallocated

## 6.2.3 Interrupt Flags

Bytes 3-21 consist of interrupt flags for LOS, TX Fault, warnings and alarms. The non-asserted state shall be 0b. If an interrupt flag condition is true, the free side shall assert the corresponding flag bit to 1b. The flag bit shall remain set until the fixed-side performs a read operation of the bit or the free side is reset. Flag bits cleared while underlying interrupt condition remains true may be immediately set again by the free side device. During this process the IntL pin may be re-asserted if the associated mask bit is not set. These flags may be masked.

TABLE 6-4 CHANNEL STATUS INTERRUPT FLAGS (PAGE 00H BYTES 3-5)

Byte	Bit	Name	Description	PC	AC	AO	SM
3	7	L-Tx4 LOS	Latched TX LOS indicator, channel 4	0	0	0	0
	6	L-Tx3 LOS	Latched TX LOS indicator, channel 3	0	0	0	0
	5	L-Tx2 LOS	Latched TX LOS indicator, channel 2	0	0	0	0
	4	L-Tx1 LOS	Latched TX LOS indicator, channel 1	0	0	0	0
	3	L-Rx4 LOS	Latched RX LOS indicator, channel 4	0	0	0	0
	2	L-Rx3 LOS	Latched RX LOS indicator, channel 3	0	0	0	0
	1	L-Rx2 LOS	Latched RX LOS indicator, channel 2	0	0	0	0
	0	L-Rx1 LOS	Latched RX LOS indicator, channel 1	0	0	0	0
4	7	L-Tx4 Adapt EQ Fault	Latched TX, Adaptive EQ fault indicator, channel 4 (if supported)	0	0	0	0
	6	L-Tx3 Adapt EQ Fault	Latched TX, Adaptive EQ fault indicator, channel 3 (if supported)	0	0	0	0
	5	L-Tx2 Adapt EQ Fault	Latched TX, Adaptive EQ fault indicator, channel 2 (if supported)	0	0	0	0
	4	L-Tx1 Adapt EQ Fault	Latched TX, Adaptive EQ fault indicator, channel 1 (if supported)	0	0	0	0
	3	L-Tx4 Fault	Latched TX Transmitter/Laser fault indicator, channel 4	0	0	0	R
	2	L-Tx3 Fault	Latched TX Transmitter/Laser fault indicator, channel 3	0	0	0	R
	1	L-Tx2 Fault	Latched TX Transmitter/Laser fault indicator, channel 2	0	0	0	R
	0	L-Tx1 Fault	Latched TX Transmitter/Laser fault indicator, channel 1	0	0	0	R
5	7	L-Tx4 LOL	Latched TX CDR LOL indicator, ch 4	0	0	0	0
	6	L-Tx3 LOL	Latched TX CDR LOL indicator, ch 3	0	0	0	0
	5	L-Tx2 LOL	Latched TX CDR LOL indicator, ch 2	0	0	0	0
	4	L-Tx1 LOL	Latched TX CDR LOL indicator, ch 1	0	0	0	0
	3	L-Rx4 LOL	Latched RX CDR LOL indicator, ch 4	0	0	0	0
	2	L-Rx3 LOL	Latched RX CDR LOL indicator, ch 3	0	0	0	0
	1	L-Rx2 LOL	Latched RX CDR LOL indicator, ch 2	0	0	0	0
	0	L-Rx1 LOL	Latched RX CDR LOL indicator, ch 1	0	0	0	0

**TABLE 6-5 FREE SIDE MONITOR INTERRUPT FLAGS (PAGE 00H BYTES 6-8)**

Byte	Bit	Name	Description	PC	AC	AO	SM
6	7	L-Temp High Alarm	Latched high temperature alarm	0	0	0	R
	6	L-Temp Low Alarm	Latched low temperature alarm	0	0	0	0
	5	L-Temp High Warning	Latched high temperature warning	0	0	0	0
	4	L-Temp Low Warning	Latched low temperature warning	0	0	0	0
	3-1	Reserved		-	-	-	-
	0	Initialization complete flag	Asserted (one) after initialization and/or reset has completed. Returns to Zero when read. See Table 6-25 for the Initialization Complete Implemented bit.	0	0	0	0
7	7	L-Vcc High Alarm	Latched high supply voltage alarm	0	0	0	0
	6	L-Vcc Low Alarm	Latched low supply voltage alarm	0	0	0	0
	5	L-Vcc High Warning	Latched high supply voltage warning	0	0	0	0
	4	L-Vcc Low Warning	Latched low supply voltage warning	0	0	0	0
	3-0	Reserved		-	-	-	-
8	All	Vendor Specific		-	-	-	-

TABLE 6-6 CHANNEL MONITOR INTERRUPT FLAGS (PAGE 00H BYTES 9-21)

Byte	Bit	Name	Description	PC	AC	AO	SM
9	7	L-Rx1 Power High Alarm	Latched high RX power alarm, channel 1	0	0	0	0
	6	L-Rx1 Power Low Alarm	Latched low RX power alarm, channel 1	0	0	0	0
	5	L-Rx1 Power High Warning	Latched high RX power warning, channel 1	0	0	0	0
	4	L-Rx1 Power Low Warning	Latched low RX power warning, channel 1	0	0	0	0
	3	L-Rx2 Power High Alarm	Latched high RX power alarm, channel 2	0	0	0	0
	2	L-Rx2 Power Low Alarm	Latched low RX power alarm, channel 2	0	0	0	0
	1	L-Rx2 Power High Warning	Latched high RX power warning, channel 2	0	0	0	0
	0	L-Rx2 Power Low Warning	Latched low RX power warning, channel 2	0	0	0	0
10	7	L-Rx3 Power High Alarm	Latched high RX power alarm, channel 3	0	0	0	0
	6	L-Rx3 Power Low Alarm	Latched low RX power alarm, channel 3	0	0	0	0
	5	L-Rx3 Power High Warning	Latched high RX power warning, channel 3	0	0	0	0
	4	L-Rx3 Power Low Warning	Latched low RX power warning, channel 3	0	0	0	0
	3	L-Rx4 Power High Alarm	Latched high RX power alarm, channel 4	0	0	0	0
	2	L-Rx4 Power low Alarm	Latched low RX power alarm, channel 4	0	0	0	0
	1	L-Rx4 Power high Warning	Latched high RX power warning, channel 4	0	0	0	0
	0	L-Rx4 Power low warning	Latched low RX power warning, channel 4	0	0	0	0
11	7	L-Tx1 Bias High Alarm	Latched high TX bias alarm, channel 1	0	0	0	0
	6	L-Tx1 Bias Low Alarm	Latched low TX bias alarm, channel 1	0	0	0	0
	5	L-Tx1 Bias high Warning	Latched high TX bias warning, channel 1	0	0	0	0
	4	L-Tx1 Bias Low Warning	Latched low TX bias warning, channel 1	0	0	0	0
	3	L-Tx2 Bias High Alarm	Latched high TX bias alarm, channel 2	0	0	0	0
	2	L-Tx2 Bias Low Alarm	Latched low TX bias alarm, channel 2	0	0	0	0
	1	L-Tx2 Bias High Warning	Latched High TX bias warning, channel 2	0	0	0	0
	0	L-Tx2 Bias Low Warning	Latched low TX bias warning, channel 2	0	0	0	0

Byte	Bit	Name	Description	PC	AC	AO	SM
12	7	L-Tx3 Bias High Alarm	Latched high TX bias alarm, channel 3	0	0	0	0
	6	L-Tx3 Bias Low Alarm	Latched low TX bias alarm, channel 3	0	0	0	0
	5	L-Tx3 Bias High Warning	Latched high TX bias warning, channel 3	0	0	0	0
	4	L-Tx3 Bias Low Warning	Latched low TX bias warning, channel 3	0	0	0	0
	3	L-Tx4 Bias High Alarm	Latched high TX bias alarm, channel 4	0	0	0	0
	2	L-Tx4 Bias Low Alarm	Latched low TX bias alarm, Channel 4	0	0	0	0
	1	L-Tx4 Bias High Warning	Latched high TX bias warning, channel 4	0	0	0	0
	0	L-Tx4 Bias Low Warning	Latched low TX bias warning, channel 4	0	0	0	0
13	7	L-Tx1 Power High Alarm	Latched high TX Power alarm, channel 1	0	0	0	0
	6	L-Tx1 Power Low Alarm	Latched low TX Power alarm, channel 1	0	0	0	0
	5	L-Tx1 Power high Warning	Latched high TX Power warning, channel 1	0	0	0	0
	4	L-Tx1 Power Low Warning	Latched low TX Power warning, channel 1	0	0	0	0
	3	L-Tx2 Power High Alarm	Latched high TX Power alarm, channel 2	0	0	0	0
	2	L-Tx2 Power Low Alarm	Latched low TX Power alarm, channel 2	0	0	0	0
	1	L-Tx2 Power High Warning	Latched High TX Power warning, channel 2	0	0	0	0
	0	L-Tx2 Power Low Warning	Latched low TX Power warning, channel 2	0	0	0	0
14	7	L-Tx3 Power High Alarm	Latched high TX Power alarm, channel 3	0	0	0	0
	6	L-Tx3 Power Low Alarm	Latched low TX Power alarm, channel 3	0	0	0	0
	5	L-Tx3 Power High Warning	Latched high TX Power warning, channel 3	0	0	0	0
	4	L-Tx3 Power Low Warning	Latched low TX Power warning, channel 3	0	0	0	0
	3	L-Tx4 Power High Alarm	Latched high TX Power alarm, channel 4	0	0	0	0
	2	L-Tx4 Power Low Alarm	Latched low TX Power alarm, Channel 4	0	0	0	0
	1	L-Tx4 Power High Warning	Latched high TX Power warning, channel 4	0	0	0	0
	0	L-Tx4 Power Low Warning	Latched low TX Power warning, channel 4	0	0	0	0
15-16	All	Reserved	Reserved channel monitor flags, set 4	-	-	-	-
17-18	All	Reserved	Reserved channel monitor flags, set 5	-	-	-	-
19-20	All	Vendor Specific		-	-	-	-
21	All	Vendor Specific		-	-	-	-

#### 6.2.4 Free Side Device Monitors

Real time monitoring for the free side device includes temperature, supply voltage, and monitoring for each transmit and receive channel.

The fixed side shall use single 2-byte reads to retrieve all 16-bit data to guarantee data coherency. The free side device shall prevent the host from acquiring partially updated multi-byte data during a 2-byte read. Clock stretching provides one mechanism to delay the delivery of data until all bytes of one field have been updated. The data format may facilitate greater resolution and range than required. Reference of the specific product specification of the free side device or interoperability standard is necessary to determine the measurement accuracy.

Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below. Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data.

**TABLE 6-7 FREE SIDE MONITORING VALUES (PAGE 00H BYTES 22-33)**

Byte	Bit	Name	Description	PC	AC	AO	SM
22	A11	Temperature MSB	Internally measured temperature (MSB)	0	0	0	R
23	A11	Temperature LSB	Internally measured temperature (LSB)	0	0	0	R
24-25	A11	Reserved		-	-	-	-
26	A11	Supply Voltage MSB	Internally measured supply voltage (MSB)	0	0	0	0
27	A11	Supply Voltage LSB	Internally measured supply voltage (LSB)	0	0	0	0
28-29	A11	Reserved		-	-	-	-
30-33	A11	Vendor Specific		-	-	-	-

Internally measured free side device temperatures are represented as a 16-bit signed twos complement value in increments of 1/256 degrees Celsius, yielding a total range of -128C to +128C that is considered valid between -40C and +125C. Temperature accuracy is Vendor Specific but must be better than +/-3C over specified operating temperature and voltage.

Placement of the temperature sensor is vendor specific. However the temperature reported in Bytes 22-23 should correspond to the estimated case temperature at a thermal control location defined in the transceiver mechanical specification (SFF-8661/63 for QSFP). Translation of the temperature reported to the case temperature at the thermal control interface is vendor specific.

Internally measured free side device supply voltages are represented as a 16-bit unsigned integer with the voltage defined as the full 16-bit value (0 to 65535) with LSB equal to 100 uV, yielding a total measurement range of 0 to +6.55 V. Practical considerations to be defined by free side device manufacturer will tend to limit the actual bounds of the supply voltage measurement. Accuracy is Vendor Specific but must be better than +/-3% of the manufacturer's nominal value over specified operating temperature and voltage.

#### 6.2.5 Channel Monitors

Real time channel monitoring for each transmit and receive channel includes optical input power and TX bias current.

Measurements are calibrated over vendor specified operating temperature and voltage and should be interpreted as defined below. Alarm and warning threshold values should be interpreted in the same manner as real time 16-bit data.



TABLE 6-8 CHANNEL MONITORING VALUES (PAGE 00H BYTES 34-81)

Byte	Bit	Name	Description	PC	AC	AO	SM
34	A11	Rx1 Power MSB	Internally measured RX input power, channel 1	0	0	0	0
35	A11	Rx1 Power LSB		0	0	0	0
36	A11	Rx2 Power MSB	Internally measured RX input power, channel 2	0	0	0	0
37	A11	Rx2 Power LSB		0	0	0	0
38	A11	Rx3 Power MSB	Internally measured RX input power, channel 3	0	0	0	0
39	A11	Rx3 Power LSB		0	0	0	0
40	A11	Rx4 Power MSB	Internally measured RX input power, channel 4	0	0	0	0
41	A11	Rx4 Power LSB		0	0	0	0
42	A11	Tx1 Bias MSB	Internally measured TX bias, channel 1	0	0	0	0
43	A11	Tx1 Bias LSB		0	0	0	0
44	A11	Tx2 Bias MSB	Internally measured TX bias, channel 2	0	0	0	0
45	A11	Tx2 Bias LSB		0	0	0	0
46	A11	Tx3 Bias MSB	Internally measured TX bias, channel 3	0	0	0	0
47	A11	Tx3 Bias LSB		0	0	0	0
48	A11	Tx4 Bias MSB	Internally measured TX bias, channel 4	0	0	0	0
49	A11	Tx4 Bias LSB		0	0	0	0
50	A11	Tx1 Power MSB	Internally measured TX Power, channel 1	0	0	0	0
51	A11	Tx1 Power LSB		0	0	0	0
52	A11	Tx2 Power MSB	Internally measured TX Power, channel 2	0	0	0	0
53	A11	Tx2 Power LSB		0	0	0	0
54	A11	Tx3 Power MSB	Internally measured TX Power, channel 3	0	0	0	0
55	A11	Tx3 Power LSB		0	0	0	0
56	A11	Tx4 Power MSB	Internally measured TX Power, channel 4	0	0	0	0
57	A11	Tx4 Power LSB		0	0	0	0
58-65			Reserved channel monitor set 4	-	-	-	-
66-73			Reserved channel monitor set 5	-	-	-	-
74-81		Vendor Specific		-	-	-	-

Measured TX bias current is represented in mA as a 16-bit unsigned integer with the current defined as the full 16-bit value (0 to 65535) with LSB equal to 2 uA, yielding a total measurement range of 0 to 131 mA. Accuracy is Vendor Specific but must be better than +/-10% of the manufacturer's nominal value over specified operating temperature and voltage.

Measured RX received optical power is represented in mW as either an average received power or OMA depending upon how Page 00h Byte 220 bit 3 is set. The parameter is encoded as a 16-bit unsigned integer with the power defined as the full 16-bit value (0 to 65535) with LSB equal to 0.1 uW, yielding a total measurement range of 0 to 6.5535 mW (~-40 to +8.2 dBm). Absolute accuracy is dependent upon the exact optical wavelength. For the vendor specified wavelength, accuracy shall be better than +/-3 dB over specified temperature and voltage. This accuracy shall be maintained for input power levels up to the lesser of maximum transmitted or maximum received optical power per the appropriate standard. It

shall be maintained down to the minimum transmitted power minus cable plant loss (insertion loss or passive loss) per the appropriate standard. Absolute accuracy beyond this minimum required received input optical power range is Vendor Specific.

Measured TX transmitted optical power is represented in mW is an average power. The parameter is encoded as a 16-bit unsigned integer with the power defined as the full 16-bit value (0 to 65535) with LSB equal to 0.1 uW, yielding a total measurement range of 0 to 6.5535 mW (~-40 to +8.2 dBm). For the vendor specified wavelength, accuracy shall be better than +/-3 dB over specified temperature and voltage.

## 6.2.6 Control Functions

TABLE 6-9 CONTROL FUNCTION BYTES (PAGE 00H BYTES 86-99)

Byte	Bit	Name	Description	PC	AC	AO	SM
86	7-4	Reserved		-	-	-	-
	3	Tx4 Disable	Read/Write bit that allows software disable of transmitters *	0	0	0	R
	2	Tx3 Disable	Read/Write bit that allows software disable of transmitters *	0	0	0	R
	1	Tx2 Disable	Read/Write bit that allows software disable of transmitters *	0	0	0	R
	0	Tx1 Disable	Read/Write bit that allows software disable of transmitters *	0	0	0	R
	* For the case of an electrical/optical transceiver, writing '1' disables the laser of the channel						
87	7	Rx4_Rate_select	Software rate select. Rx Channel 4 MSB	0	0	0	0
	6	Rx4_Rate_select	Software rate select. Rx Channel 4 LSB	0	0	0	0
	5	Rx3_Rate_select	Software rate select. Rx Channel 3 MSB	0	0	0	0
	4	Rx3_Rate_select	Software rate select. Rx Channel 3 LSB	0	0	0	0
	3	Rx2_Rate_select	Software rate select. Rx Channel 2 MSB	0	0	0	0
	2	Rx2_Rate_select	Software rate select. Rx Channel 2 LSB	0	0	0	0
	1	Rx1_Rate_select	Software rate select. Rx Channel 1 MSB	0	0	0	0
	0	Rx1_Rate_select	Software rate select. Rx Channel 1 LSB	0	0	0	0
88	7	Tx4_Rate_select	Software rate select. Tx Channel 4 MSB	0	0	0	0
	6	Tx4_Rate_select	Software rate select. Tx Channel 4 LSB	0	0	0	0
	5	Tx3_Rate_select	Software rate select. Tx Channel 3 MSB	0	0	0	0
	4	Tx3_Rate_select	Software rate select. Tx Channel 3 LSB	0	0	0	0
	3	Tx2_Rate_select	Software rate select. Tx Channel 2 MSB	0	0	0	0
	2	Tx2_Rate_select	Software rate select. Tx Channel 2 LSB	0	0	0	0

	1	Tx1_Rate_select	Software rate select. Tx Channel 1 MSB	0	0	0	0
	0	Tx1_Rate_select	Software rate select. Tx Channel 1 LSB	0	0	0	0
89	A11	Rx4_Application_Select	Software Application Select per SFF-8079, Rx Channel 4	0	0	0	0
90	A11	Rx3_Application_Select	Software Application Select per SFF-8079, Rx Channel 3	0	0	0	0
91	A11	Rx2_Application_Select	Software Application Select per SFF-8079, Rx Channel 2	0	0	0	0
92	A11	Rx1_Application_Select	Software Application Select per SFF-8079, Rx Channel 1	0	0	0	0
93	7-3	Reserved		-	-	-	-
93	2	High Power Class Enable (Classes 5-7)	When set (= 1b) enables Power Classes 5 to 7 in Byte 129 to exceed 3.5W. When cleared (= 0b), modules with power classes 5 to 7 must dissipate less than 3.5W (but are not required to be fully functional). Default 0.	-	-	-	0
93	1	Power set	Power set to Low Power Mode Default 0	R	R	R	R
93	0	Power override	Override of LP mode signal setting the power mode with software	R	R	R	R
94	A11	Tx4_Application_Select	Software application per SFF-8079, Tx Channel 4	0	0	0	0
95	A11	Tx3_Application_Select	Software application per SFF-8079, Tx Channel 3	0	0	0	0
96	A11	Tx2_Application_Select	Software application per SFF-8079, Tx Channel 2	0	0	0	0
97	A11	Tx1_Application_Select	Software application per SFF-8079, Tx Channel 1	0	0	0	0
98	7	Tx4_CDR_control	Channel 4 TX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
	6	Tx3_CDR_control	Channel 3 TX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
	5	Tx2_CDR_control	Channel 2 TX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
	4	Tx1_CDR_control	Channel 1 TX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
	3	Rx4_CDR_control	Channel 4 RX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
	2	Rx3_CDR_control	Channel 3 RX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
	1	Rx2_CDR_control	Channel 2 RX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
	0	Rx1_CDR_control	Channel 1 RX CDR Control (1b = CDR on, 0b = CDR off)	0	0	0	0
99	A11	Reserved		-	-	-	-

For transceivers with CDR capability, setting the CDR to ON engages the internal retiming function. Setting the CDR to OFF enables an internal bypassing mode, which directs traffic around the internal CDR. The two most common reasons to turn a CDR off (ie. internally bypass it) are to run at bit rates not supported by a particular CDR or to save the thermal power in applications where CDR jitter mitigation is not required. Jitter specifications of the high speed interfaces are outside the scope of this specification.

### 6.2.7 Rate Select

Rate Select is an optional control used to limit the receiver bandwidth for compatibility with multiple bit rates. In addition, rate selection allows the transmitter to be fine tuned for specific bit rate transmissions.

The free side device shall implement one of the three options:

- a) Provide no support for rate selection
- b) Rate selection using extended rate select
- c) Rate selection with application select tables

#### 6.2.7.1 No Rate Selection Support

When no rate selection is supported, (Page 00h Byte 221 bits 2 and 3) have a value of 0 and Options (Page 00h Byte 195 bit 5) have a value of 0. Lack of implementation does not indicate lack of simultaneous compliance with multiple standard rates. See 6.3.4 for the description of how compliance with particular standards should be determined.

#### 6.2.7.2 Extended Rate Selection

When (Page 00h Byte 221 bits 2 and 3) have the values of 0 and 1 respectively and at least one of the bits in the Extended Rate Compliance byte (Page 00h Byte 141) have a value of one, the free side device supports extended rate select. For extended rate selection, two bits are assigned to each receiver in Byte 87 (Rxn\_Rate\_Select) and two bits for each transmitter in Byte 88 (Txn\_Rate\_Select) to specify up to four bit rates. See Table 6-10 for the functionality when Byte 141 bits 0-1 are set. All other values of the Extended Rate Compliance byte are reserved.

**TABLE 6-10 XN\_RATE\_SELECT WITH EXTENDED RATE SELECTION**

<b>xN_Rate_Select (MSB Value)</b>	<b>xN_Rate_Select (LSB Value)</b>	<b>Description</b>
<b>Version 1 - Page 00h Byte 141 Bit 0 = 1</b>		
0	0	Optimized for bit rates less than 2.2 Gbps
0	1	Optimized for bit rates from 2.2 up to 6.6 Gbps
1	0	Optimized for 6.6 Gbps bit rates and above
1	1	Reserved
<b>Version 2 - Page 00h Byte 141 Bit 1 = 1</b>		
0	0	Optimized for bit rates less than 12 Gbps
0	1	Optimized for bit rates from 12 up to 24 Gbps
1	0	Optimized for bit rates from 24 up to 26 Gbps
1	1	Optimized for 26 Gbps bit rates and above

#### 6.2.7.3 Rate Selection Using Application Select Tables

When the Rate Select declaration bits (Page 00h Byte 221 bits 2-3) have the values of 1 and 0 respectively, the Application Select method defined in Page 01h is used (see 6.4). The fixed side reads the entire application select table on Page 01h to determine the capabilities of the free side. The fixed side controls each channel separately by writing a Control Mode and Table Select (TS) byte to Bytes 89-92 and Bytes 94-97.

**TABLE 6-11 APPLICATION SELECT (PAGE 00H BYTES 89-92 AND BYTES 94-97)**

7	6	5	4	3	2	1	0
Control Mode		Table Select TS					

Control Mode defines the application control mode. Table Select selects the free side device behavior from the AST among 63 possibilities (000000 to 111110). Note that (111111) is invalid.

**TABLE 6-12 CONTROL MODE DEFINITION**

Bit 7	Bit 6	Function	Bytes 87-88 Control	Table Select Control
0	0	Extended rate selection	LSB and MSB are used according to declaration bits.	Ignored
1	Don't care	Application select	Ignored	field points to application

Note: Default values for control mode is 00 and is volatile memory.

### 6.2.8 Free Side Device Indicators and Channel Masks

The fixed side may control which flags result in a hardware interrupt by setting high individual bits from a set of masking bits in Page 00h Bytes 100-104 for free side device flags, and Page 03h Bytes 242-253 for channel flags. See Table 6-13 and Table 6-36. A 1 value in a masking bit prevents the assertion of the hardware interrupt pin, if one exists, by the corresponding latched flag bit. Masking bits are volatile and startup with all unmasked (masking bits 0).

The mask bits may be used to prevent continued interruption from on-going conditions, which would otherwise continually reassert the hardware interrupt pin. A mask bit is allocated for each flag bit.

**TABLE 6-13 HARDWARE INTERRUPT PIN MASKING BITS (PAGE 00H BYTES 100-106)**

Byte	Bit	Name	Description	PC	AC	AO	SM
100	7	M-Tx4 LOS Mask	Masking Bit for TX LOS indicator, channel 4	C	C	C	C
	6	M-Tx3 LOS Mask	Masking Bit for TX LOS indicator, channel 3	C	C	C	C
	5	M-Tx2 LOS Mask	Masking Bit for TX LOS indicator, channel 2	C	C	C	C
	4	M-Tx1 LOS Mask	Masking Bit for TX LOS indicator, channel 1	C	C	C	C
	3	M-Rx4 LOS Mask	Masking Bit for RX LOS indicator, channel 4	C	C	C	C
	2	M-Rx3 LOS Mask	Masking Bit for RX LOS indicator, channel 3	C	C	C	C
	1	M-Rx2 LOS Mask	Masking Bit for RX LOS indicator, channel 2	C	C	C	C
	0	M-Rx1 LOS Mask	Masking Bit for RX LOS indicator, channel 1	C	C	C	C
101	7	M-Tx4 Adapt EQ Fault Mask	Masking Bit for TX, Adaptive EQ fault indicator, channel 4	C	C	C	C
	6	M-Tx3 Adapt EQ Fault Mask	Masking Bit for TX, Adaptive EQ fault indicator, channel 3	C	C	C	C
	5	M-Tx2 Adapt EQ	Masking Bit for TX,	C	C	C	C

		Fault Mask	Adaptive EQ fault indicator, channel 2				
	4	M-Tx1 Adapt EQ Fault Mask	Masking Bit for TX, Adaptive EQ fault indicator, channel 1	C	C	C	C
	3	M-Tx4 Transmitter Fault Mask	Masking Bit for TX Transmitter/Laser indicator, channel 4	C	C	C	R
	2	M-Tx3 Transmitter Fault Mask	Masking Bit for TX Transmitter/Laser indicator, channel 3	C	C	C	R
	1	M-Tx2 Transmitter Fault Mask	Masking Bit for TX Transmitter/Laser indicator, channel 2	C	C	C	R
	0	M-Tx1 Transmitter Fault Mask	Masking Bit for TX Transmitter/Laser indicator, channel 1	C	C	C	R
102	7	M-Tx4 CDR LOL Mask	Masking Bit for TX CDR Loss of Lock indicator, channel 4	C	C	C	C
	6	M-Tx3 CDR LOL Mask	Masking Bit for TX CDR Loss of Lock indicator, channel 3	C	C	C	C
	5	M-Tx2 CDR LOL Mask	Masking Bit for TX CDR Loss of Lock indicator, channel 2	C	C	C	C
	4	M-Tx1 CDR LOL Mask	Masking Bit for TX CDR Loss of Lock indicator, channel 1	C	C	C	C
	3	M-Rx4 CDR LOL Mask	Masking Bit for RX CDR Loss of Lock indicator, channel 4	C	C	C	C
	2	M-Rx3 CDR LOL Mask	Masking Bit for RX CDR Loss of Lock indicator, channel 3	C	C	C	C
	1	M-Rx2 CDR LOL Mask	Masking Bit for RX CDR Loss of Lock indicator, channel 2	C	C	C	C
	0	M-Rx1 CDR LOL Mask	Masking Bit for RX CDR Loss of Lock indicator, channel 1	C	C	C	C
103	7	M-Temp High Alarm	Masking Bit for high Temperature alarm	C	C	C	C
	6	M-Temp Low Alarm	Masking Bit for low Temperature alarm	C	C	C	C
	5	M- Temp High Warning	Masking Bit for high Temperature warning	C	C	C	C
	4	M-Temp Low Warning	Masking Bit for low Temperature warning	C	C	C	C
	3-0	Reserved		-	-	-	-
104	7	M-Vcc High alarm	Masking Bit for high Vcc alarm	C	C	C	C
	6	M-Vcc Low alarm	Masking Bit for low Vcc alarm	C	C	C	C
	5	M-Vcc High Warning	Masking Bit for high Vcc warning	C	C	C	C

	4	M-Vcc Low Warning	Masking Bit for low Vcc warning	C	C	C	C
	3-0	Reserved		-	-	-	-
105-106	All	Vendor Specific		-	-	-	-

### 6.2.9 Free Side Device Properties

The unsigned 16-bit value in Bytes 108-109 indicates the propagation delay of the non-separable free side device. Byte 108 bit 7 is the most significant bit and Byte 109 bit 0 is the least significant. Each unit of the combined value corresponds to 10 ns with fractional values rounded up to the next unit.

Byte 110 bits 7-4 of specify the free-side device power consumption levels below 1.5 W. A value of 0000 shall indicate that a power consumption limit below 1.5 W is not available. A value of 0001 shall indicates the free-side device shall consume no more than 1 W, 0010 indicates no more than 0.75 W and 0011 indicates no more than 0.5 W.

A value of 1 in Byte 110 bit 3 shall indicate that both ends of the free-side device comply with the SFF-8636 specification. A value of 0 shall be utilized for all other cases including use of other management interfaces specifications and separable applications where the free-side device ends and media can be physically separated from each other. Byte 110 bits 2-0 indicate that the free-side device can operate properly from less than nominal 3.3 V on the Vcc pins. A value of 000 indicates the feature is disabled. The free-side device shall operate properly from nominal 2.5 V with a value of 001 and nominal 1.8 V with a value of 010.

The use of Bytes 111-112 are not defined in this specification.

Byte 113 bits 3-0 specify which channels of the free side device at the near end are implemented. A value of 0 indicates that the channel is implemented and a value of 1 indicates that the channel is not implemented.

Byte 113 bits 6-4 are used to indicate what type of device(s) are implemented at the far end(s) of a cable or module. 000 is used for a separable free side (near end) with a 4-channel connector or for a device that does not specify the far end implementation.

TABLE 6-14 FREE SIDE DEVICE PROPERTIES (PAGE 00H BYTES 108-113)

Byte	Bit	Name	Description	PC	AC	A0	SM
108	All	Propagation Delay MSB	Most significant byte of propagation delay	R	R	R	0
109	All	Propagation Delay LSB	Least significant byte of propagation delay	R	R	R	0
110	7-4	Advanced Low Power Mode		R	R	R	0
	3	Far Side Managed	A value of 1 indicates that the far end is managed and complies with SFF-8636.	R	R	R	0
	2-0	Min Operating Voltage		R	R	R	0
111-112	15-0	Assigned for use by PCI Express	See relevant PCI-SIG documents	-	-	-	-
113	7	Reserved		-	-	-	-
	6-4	Far End Implementation	=000 Far end is unspecified =001 Cable with single far end with 4 channels implemented, or separable module with 4-channel connector =010 Cable with single far end with 2 channels implemented, or separable module with 2-channel connector =011 Cable with single far end with 1 channel implemented, or separable module with 1-channel connector =100 4 far ends with 1 channel implemented in each (i.e. 4x1 break out) =101 2 far ends with 2 channels implemented in each (i.e. 2x2 break out) =110 2 far ends with 1 channel implemented in each (i.e. 2x1 break out)	R	R	R	0
	3-0	Near End Implementation	Bit 0 =0 Channel 1 implemented =1 Channel 1 not implemented Bit 1 =0 Channel 2 implemented =1 Channel 2 not implemented Bit 2 =0 Channel 3 implemented =1 Channel 3 not implemented Bit 3 =0 Channel 4 implemented =1 Channel 4 not implemented	R	R	R	0

#### 6.2.10 Password Entry and Change

Bytes 119-126 are reserved for an optional password entry function. The Password entry bytes are write only and will be retained until power down, reset, or rewritten by fixed side. This function may be used to control read/write access to Vendor Specific Page 02h. Additionally, free side device vendors may use this function to implement write protection of Serial ID and other read only information. Passwords may be supplied to and used by fixed side system manufacturers to limit write access in the User EEPROM Page 02h.

Password access shall not be required to access free side device data in the lower memory Page 00h or in Upper Page 00h, 02h and 03h. Note that multiple manufacturer passwords may be defined to allow selective access to read or write to various sections of memory as allowed above.



Fixed side manufacturer and free side device manufacturer passwords shall be distinguished by the high order bit (bit 7, Byte 123). All fixed side manufacturer passwords shall fall in the range of 00000000h to 7FFFFFFFh, and all free side device manufacturer passwords in the range of 80000000h to FFFFFFFFh. Fixed side system manufacturer passwords shall be initially set to 00001011h in new free side devices.

Fixed side system manufacturer passwords may be changed by writing a new password in Bytes 119-122 when the correct current fixed side manufacture password has been entered in 123-126, with the high order bit being ignored and forced to a value of 0 in the new password. The password entry field shall be set to 00000000h on power up and reset.

#### 6.2.11 Page Select

Byte 127 is used to select the upper page. A value of 00h indicates upper memory Page 00h is mapped to Bytes 128-255 and a value of 01h indicates that upper Page 01h if available is mapped to Bytes 128-255. Similarly, values of 02h and 03h indicate upper pages 02h and 03h are mapped to Bytes 128-255. If the host attempts to write a page select value which is not supported in a particular module, the Page Select byte will revert to 00h.

### 6.3 Upper Memory Map Page 00h

Upper Page 00h consists of the Serial ID and is used for read only identification information.

**TABLE 6-15 UPPER PAGE 00H MEMORY MAP**

Byte	Size	Name	Description	PC	AC	AO	SM
128	1	Identifier	Identifier Type of free side device (See SFF-8024 Transceiver Management)	R	R	R	R
129	1	Ext. Identifier	Extended Identifier of free side device. Includes power classes, CLEI codes, CDR capability (See Table 6-16)	R	R	R	R
130	1	Connector Type	Code for media connector type (See SFF-8024 Transceiver Management)	R	R	R	R
131-138	8	Specification Compliance	Code for electronic or optical compatibility (See Table 6-17)	R	R	R	R
139	1	Encoding	Code for serial encoding algorithm. (See SFF-8024 Transceiver Management)	R	R	R	R
140	1	BR, nominal	Nominal bit rate, units of 100 Mbps. For BR > 25.4G, set this to FFh and use Byte 222.	R	R	R	R
141	1	Extended Rate Select Compliance	Tags for extended rate select compliance	R	R	R	R
142	1	Length (SMF)	Link length supported for SMF fiber in km *	R	R	R	R
143	1	Length (OM3 50 um)	Link length supported for EBW 50/125 um fiber (OM3), units of 2 m *	R	R	R	R
144	1	Length (OM2 50 um)	Link length supported for 50/125 um fiber (OM2), units of 1 m *	R	R	R	R

145	1	Length (OM1 62.5 um)	Link length supported for 62.5/125 um fiber (OM1), units of 1 m *	R	R	R	R
146	1	Length (passive copper or active cable or OM4 50 um)	Length of passive or active cable assembly (units of 1 m) or link length supported for OM4 50/125 um fiber (units of 2 m) as indicated by Byte 147. See 6.3.12.	R	R	R	R
147	1	Device technology	Device technology (Table 6-18 and Table 6-19)	R	R	R	R
148-163	16	Vendor name	Free side device vendor name (ASCII)	R	R	R	R
164	1	Extended Module	Extended Module codes for InfiniBand (See Table 6-21 )	R	R	R	R
165-167	3	Vendor OUI	Free side device vendor IEEE company ID	R	R	R	R
168-183	16	Vendor PN	Part number provided by free side device vendor(ASCII)	R	R	R	R
184-185	2	Vendor rev	Revision level for part number provided by vendor(ASCII)	R	R	R	R
186-187	2	Wavelength or Copper Cable Attenuation	Nominal laser wavelength (wavelength=value/20 in nm) or copper cable attenuation in dB at 2.5 GHz (Byte 186) and 5.0 GHz (Byte 187)	R	R	R	R
188-189	2	Wavelength tolerance or Copper Cable Attenuation	Guaranteed range of laser wavelength(+/- value) from nominal wavelength.(wavelength Tol.=value/200 in nm) or copper cable attenuation in dB at 7.0 GHz (Byte 188) and 12GHz (Byte 189)	R	R	R	R
190	1	Max case temp.	Maximum case temperature in degrees C	R	R	R	R
191	1	CC_BASE	Check code for base ID fields (Bytes 128-190)	R	R	R	R
192	1	Link codes	Extended Specification Compliance Codes (See SFF-8024 Transceiver Management)	R	R	R	R
193-195	3	Options	Rate Select, TX Disable, TX Fault, LOS, Warning indicators for: Temperature, VCC, RX power, TX Bias, TX EQ, Adaptive TX EQ, RX EMPH, CDR Bypass, CDR LOL Flag. See Table 6-22.	R	R	R	R
196-211	16	Vendor SN	Serial number provided by vendor (ASCII)	R	R	R	R
212-219	8	Date Code	Vendor's manufacturing date code	R	R	R	R
220	1	Diagnostic Monitoring Type	Indicates which type of diagnostic monitoring is implemented (if any) in the free side device. Bit 1,0 Reserved. See Table 6-24.	R	R	R	R
221	1	Enhanced Options	Indicates which optional enhanced features are implemented in the free side device. See Table 6-25.	R	R	R	R

222	1	BR, nominal	Nominal bit rate per channel, units of 250 Mbps. Complements Byte 140. See Table 32A.	R	R	R	R
223	1	CC_EXT	Check code for the Extended ID Fields (Bytes 192-222)	R	R	R	R
224-255	32	Vendor Specific	Vendor Specific EEPROM	-	-	-	-
* A value of zero means that the free side device does not support the specified technology or that the length information must be determined from the free side device technology.							

### 6.3.1 Identifier

The Identifier Values at Byte 128 specify the physical device described by the serial information. This value shall be included in the serial data. These values are maintained in the Transceiver Management section of SFF-8024.

### 6.3.2 Extended Identifier

The extended identifier provides additional information about the free side device. For example, the identifier indicates if the free side device contains a CDR function and identifies the power consumption class it belongs to.

New high power classes have been added to enable an emerging generation of capability requiring more than 3.5W of dissipation. However, legacy systems have generally been designed to a maximum of 3.5W. To ensure legacy systems are not harmed by power classes 5, 6 or 7 a lockout feature is added in Byte 93 bit 2 to enable them. A legacy system will not know about Byte 129 bits 1-0 or about Byte 93 bit 2. A new system will know about both and can configure power class 5 through 7 support accordingly. The power class identifiers specify maximum power dissipation over operating conditions and lifetime with all supported settings set to worst case values.

**TABLE 6-16 EXTENDED IDENTIFIER VALUES (PAGE 00H BYTE 129)**

Bit	Device Type
7-6	00: Power Class 1 (1.5 W max.)
	01: Power Class 2 (2.0 W max. )
	10: Power Class 3 (2.5 W max. )
	11: Power Class 4 (3.5 W max. )
5	Reserved
4	0: No CLEI code present in Page 02h
	1: CLEI code present in Page 02h
3	0: No CDR in TX , 1: CDR present in TX
2	0: No CDR in RX , 1: CDR present in RX
1-0	00: unused (legacy setting)
	01: Power Class 5 (4.0 W max. ) See Byte 93 bit 2 to enable.
	10: Power Class 6 (4.5 W max. ) See Byte 93 bit 2 to enable.
	11: Power Class 7 (5.0 W max. ) See Byte 93 bit 2 to enable.

### 6.3.3 Connector Type

The Connector Type entry at Page 00H Byte 130 indicates the connector type for the separable portion of the free side device (see 4.3.2). This value shall be included in the serial data. These values are maintained in the Transceiver Management section of SFF-8024.

### 6.3.4 Specification Compliance

The bit significant indicators define the electronic or optical interfaces that are supported by the free side device. At least one bit shall be set in this field, and if more than one bit is applicable (as in the case of Fibre Channel), all shall be set accordingly. Except where stated, the interface supports 4 lanes of the standard.

**TABLE 6-17 SPECIFICATION COMPLIANCE CODES (PAGE 00H BYTES 131-138)**

Byte	Bit	Module Capability
<b>10/40G/100G Ethernet Compliance Codes</b>		
131	7	Extended: See section 6.3.23. The Extended Specification Compliance Codes are maintained in the Transceiver Management section of SFF-8024.
131	6	10GBASE-LRM
131	5	10GBASE-LR
131	4	10GBASE-SR
131	3	40GBASE-CR4
131	2	40GBASE-SR4
131	1	40GBASE-LR4
131	0	40G Active Cable (XLPPI)
<b>SONET Compliance Codes</b>		
132	7-3	Reserved
132	2	OC 48, long reach
132	1	OC 48, intermediate reach
132	0	OC 48 short reach
<b>SAS/SATA Compliance Codes</b>		
133	7	Reserved SAS
133	6	SAS 12.0 Gbps
133	5	SAS 6.0 Gbps
133	4	SAS 3.0 Gbps
133	3-0	Reserved
<b>Gigabit Ethernet Compliance Codes</b>		
134	7-4	Reserved
134	3	1000BASE-T
134	2	1000BASE-CX
134	1	1000BASE-LX
134	0	1000BASE-SX
<b>Fibre Channel Link Length</b>		
135	7	Very long distance (V)
135	6	Short distance (S)
135	5	Intermediate distance (I)
135	4	Long distance (L)
135	3	Medium (M)
<b>Fibre Channel Transmitter Technology</b>		
135	2	Reserved
135	1	Longwave laser (LC)
135	0	Electrical inter-enclosure (EL)
136	7	Electrical intra-enclosure
136	6	Shortwave laser w/o OFC (SN)
136	5	Shortwave laser w OFC (SL)
136	4	Longwave Laser (LL)
136	3-0	Reserved

Fibre Channel Transmission Media		
137	7	Twin Axial Pair (TW)
137	6	Shielded Twisted Pair (TP)
137	5	Miniature Coax (MI)
137	4	Video Coax (TV)
137	3	Multi-mode 62.5 m (M6)
137	2	Multi-mode 50 m (M5)
137	1	Multi-mode 50 um (OM3)
137	0	Single Mode (SM)
Fibre Channel Speed		
138	7	1200 MBps (per channel)
138	6	800 MBps
138	5	1600 MBps (per channel)
138	4	400 MBps
138	3	3200 MBps (per channel)
138	2	200 MBps
138	1	Extended: See section 6.3.23. The Extended Specification Compliance Codes are maintained in the Transceiver Management section of SFF-8024.
138	0	100 MBps

### 6.3.5 Encoding

The Encoding Values at Page 00h Byte 139 indicate the serial encoding mechanism for the high-speed serial interface. The value shall be contained in the serial data. These values are maintained in the Transceiver Management section of SFF-8024.

### 6.3.6 Nominal Bit Rate

The nominal bit rate per channel (BR, nominal) is specified in units of 100 Megabits per second in Byte 140 and in units of 250 Megabits per second in Byte 222. The bit rate includes those bits necessary to encode and delimit the signal as well as those bits carrying data information. A value of 0 indicates the bit rate is not specified and must be determined from the Module technology. A value of FFh in Byte 140 means the bit rate exceeds 25.4Gb/s and Byte 222 must be used to determine nominal bit rate. The actual information transfer rate will depend on the encoding of the data, as defined by the encoding value (Byte 139).

### 6.3.7 Extended Rate Select Compliance

The Extended Rate Select Compliance field is used to allow a single free side device the flexibility to comply with single or multiple Extended Rate Select definitions. A definition is indicated by presence of a '1' in the specified bit tag position. If exclusive, non-overlapping bit tag definitions are used, Page 00h Byte 141 will allow compliance to 8 (1-8) distinct multi-rate definitions.

**TABLE 6-18 EXTENDED RATE SELECT COMPLIANCE TAG ASSIGNMENT (PAGE 00H BYTE 141)**

Byte	Bits	Description
141	7-2	Reserved
141	1	QSFP+ Rate Select Version 2. This functionality is different from SFF-8472 and SFF-8431.
141	0	QSFP+ Rate Select Version 1. This functionality is different from SFF-8472 and SFF-8431.
<b>Note:</b> See 6.2.7 for further details of the use of this field		

### 6.3.8 Length (Standard SM Fiber) -km

In addition to EEPROM data from original GBIC definition, this value specifies the Management Interface for Cabled Environments

link length that is supported by a separable module free side device while operating in compliance with the applicable standards using single mode fiber. Supported link length is as specified in INF-8074. The value is in units of kilometers. A value of zero means that the free side device does not support single mode fiber or that the length information must be determined from the free side device technology. For all cable assemblies, including active optical cables the value shall be zero.

#### **6.3.9 Length (OM3)**

This value specifies the link length that is supported by a separable module free side device while operating in compliance with the applicable standards using 2000 MHz\*km (850 nm) extended bandwidth 50 micron core multimode fiber. The value is in units of 2 meters. A value of zero means that the free side device does not support OM3 fiber or that the length information must be determined from the free side device technology. For all cable assemblies, including active optical cables the value shall be zero.

#### **6.3.10 Length (OM2)**

This value specifies the link length that is supported by a separable module free side device while operating in compliance with the applicable standards using 500 MHz\*km (850 nm and 1310 nm) 50 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the free side device does not support OM2 fiber or that the length information must be determined from the free side device technology. For all cable assemblies, including active optical cables the value shall be zero.

#### **6.3.11 Length (OM1)**

This value specifies the link length that is supported by a separable module free side device while operating in compliance with the applicable standards using 200 MHz\*km (850 nm) and 500 MHz\*km (1310 nm) 62.5 micron multi-mode fiber. The value is in units of 1 meter. A value of zero means that the free side device does not support OM1 fiber or that the length information must be determined from the free side device technology. For all cable assemblies, including active optical cables the value shall be zero.

#### **6.3.12 Length: Cable Assembly (passive or active) or Optical Fiber (OM4)**

If a separable module (as indicated by a value other than 23h in Byte 130) free side device transmitter technology is 850nm VCSEL (indicated by Byte 147 bits 7-4) then this value specifies the link length supported while operating in compliance with the applicable standards using 4700 MHz\*km (850nm) extended bandwidth 50 micron core multimode fiber (OM4). The value is in units of 2 meters.

Otherwise, this value specifies the link length of a Cable assembly (copper or AOC) in units of 1 meter. Link length is as specified in the INF-8074. Link lengths less than 1 meter shall indicate 1 meter.

A value of zero means the free side device is not a cable assembly or the length information must be determined from the separable free side device technology. A value of 255 means a separable module VCSEL free side device supports a link length greater than 508 meters or the cable assembly has a link length greater than 254 meters.

#### **6.3.13 Device Technology**

Aspects of the device or cable technology used are described by the Device Technology byte. An active optical cable may be distinguished from a separable module by reading Byte 130 (Connector Type).

**TABLE 6-19 DEVICE TECHNOLOGY (PAGE 00H BYTE 147)**

Bits	Description
7-4	Transmitter technology (See Table 6-20)
3	0: No wavelength control 1: Active wavelength control
2	0: Uncooled transmitter device 1: Cooled transmitter
1	0: Pin detector 1: APD detector
0	0: Transmitter not tunable 1: Transmitter tunable

**TABLE 6-20 TRANSMITTER TECHNOLOGY (PAGE 00H BYTE 147 BITS 7-4)**

Value	Description
0000b	850 nm VCSEL
0001b	1310 nm VCSEL
0010b	1550 nm VCSEL
0011b	1310 nm FP
0100b	1310 nm DFB
0101b	1550 nm DFB
0110b	1310 nm EML
0111b	1550 nm EML
1000b	Other / Undefined
1001b	1490 nm DFB
1010b	Copper cable unequalized
1011b	Copper cable passive equalized
1100b	Copper cable, near and far end limiting active equalizers
1101b	Copper cable, far end limiting active equalizers
1110b	Copper cable, near end limiting active equalizers
1111b	Copper cable, linear active equalizers

**6.3.14 Vendor Name**

The vendor name is a 16 character field that contains ASCII characters, left-aligned and padded on the right with ASCII spaces (20h). The vendor name shall be the full name of the corporation, a commonly accepted abbreviation of the name of the corporation, the SCSI company code for the corporation, or the stock exchange code for the corporation. At least one of the vendor name or the vendor OUI fields shall contain valid serial data.

**6.3.15 Extended Module Codes**

The Extended Module Codes define the electronic or optical interfaces for InfiniBand that are supported by the free side device.

**TABLE 6-21 EXTENDED MODULE CODE VALUES (PAGE 00H BYTE 164)**

Byte	Bit	Module Code
InfiniBand Data Rate codes		
164	7-5	Reserved
164	4	EDR
164	3	FDR
164	2	QDR
164	1	DDR
164	0	SDR

### 6.3.16 Vendor Organizationally Unique Identifier Field

The vendor organizationally unique identifier field (vendor OUI) is a 3-byte field that contains the IEEE Company Identifier for the vendor. A value of all zero in the 3-byte field indicates that the Vendor OUI is unspecified.

### 6.3.17 Vendor Part Number

The vendor part number (vendor PN) is a 16-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor part number or product name. A value of all zero in the 16-byte field indicates that the vendor PN is unspecified.

### 6.3.18 Vendor Revision Number

The vendor revision number (vendor rev) is a 2-byte field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor's product revision number. A value of all zero in the field indicates that the vendor Rev is unspecified.

### 6.3.19 Wavelength or Copper Cable Attenuation

For optical free side devices, this parameter identifies the nominal transmitter output wavelength at room temperature. This parameter is a 16-bit hex value with Byte 186 as high order byte and Byte 187 as low order byte. The laser wavelength is equal to the 16-bit integer value divided by 20 in nm (units of 0.05 nm). This resolution should be adequate to cover all relevant wavelengths yet provide enough resolution for all expected DWDM applications. For accurate representation of controlled wavelength applications, this value should represent the center of the guaranteed wavelength range.

If the free side device is identified as copper cable these registers will be used to define the cable attenuation. An indication of 0 dB attenuation refers to the case where the attenuation is not known or is unavailable.

Byte 186 (00-FFh) is the copper cable attenuation at 2.5 GHz in units of 1 dB.

Byte 187 (00-FFh) is the copper cable attenuation at 5.0 GHz in units of 1 dB.

### 6.3.20 Wavelength Tolerance

The guaranteed +/- range of transmitter output wavelength under all normal operating conditions. For direct attach cable assemblies the value is zero. This parameter is a 16-bit value with Byte 188 as high order byte and Byte 189 as low order byte. The laser wavelength is equal to the 16-bit integer value divided by 200 in nm (units of 0.005 nm). Thus, the following two examples:

Example 1:

10GBASE-LR Wavelength Range = 1260 to 1355 nm  
 Nominal Wavelength in Bytes 186-187 = 1307.5 nm.  
 Represented as  $\text{INT}(1307.5 \text{ nm} * 20) = 26150 = 6626\text{h}$   
 Wavelength Tolerance in Bytes 188-189 = 47.5 nm.  
 Represented as  $\text{INT}(47.5 \text{ nm} * 200) = 9500 = 251\text{Ch}$

Example 2:

ITU-T Grid Wavelength = 1534.25 nm (195.4 THz) with 0.236 nm (30 GHz) Tolerance  
 Nominal Wavelength in Bytes 186-187 = 1534.25 nm.  
 Represented as  $\text{INT}(1534.25 \text{ nm} * 20) = 30685 = 77\text{DDh}$   
 Wavelength Tolerance in Bytes 188-189 = 0.236 nm.  
 Represented as  $\text{INT}(0.236 \text{ nm} * 200) = 47 = 002\text{Fh}$

If the free side device is identified as copper cable these registers will be used



to define the cable attenuation. An indication of 0 dB attenuation refers to the case where the attenuation is not known or is unavailable.

Byte 188 (00-FFh) is the copper cable attenuation at 7.0 GHz in units of 1 dB.

Byte 189 (00-FFh) is the copper cable attenuation at 12.9 GHz in units of 1 dB.

#### 6.3.21 Maximum Case Temperature

This parameter allows specification of a maximum case temperature other than the standard 70C. Maximum case temperature is an 8-bit value in degrees C. A value of 00h indicates 70C.

#### 6.3.22 CC\_BASE

The check code is a 1-byte code that can be used to verify that the first 63 bytes of serial information in the free side device is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from 128 to 190, inclusive.

#### 6.3.23 Extended Specification Compliance Codes

The Extended Specification Compliance Codes in Byte 192 identify the electronic or optical interfaces which are not included in Table 6-17 Specification Compliance Codes. These values are maintained in the Transceiver Management section of SFF-8024

#### 6.3.24 Options

The bits in the option field shall specify the options implemented in the free side device.

Variable transceiver Tx input EQ and Rx output Emphasis have been added, defined as the EQ and Emphasis capability designed into the transceiver in support of TP1a and TP4, respectively as defined in IEEE802.3 Clause 86. Transceiver support of programmable EQ and Emphasis is found in Byte 193 bits 1 to 3 and shown below in Table 6-22. The default host control mechanism is "Fixed Position Programmable", found in Bytes 234-237 and documented in Table 6-32, Table 6-34 and Table 6-35. If a transceiver supports "Adaptive EQ", defined as transceiver automatic internal control of EQ position setting (without host intervention), it can be so identified in Byte 193 bit 3. Adaptive EQ algorithms and periodicity are implementation specific. Control of "Adaptive EQ" is done using Upper Page 03h Byte 241 bits 3-0 (per channel controls).

The magnitude of Tx input EQ and Rx output Emphasis supported by the transceiver is identified in Page 03h Byte 224. This applies to either Fixed Position Programmable or Adaptive EQ modes.

CDR status and control functions are identified in Byte 194 bits 4 to 7. If Loss of Lock indicators (flags) are implemented bits 4 and 5 are set high. If CDR On/Off control is implemented bits 6 and 7 are set high. For transceivers with CDR capability, setting the CDR to ON engages the internal retiming function. Setting the CDR to OFF enables an internal bypassing mode, which directs traffic around the internal CDR. The two most common reasons to turn a CDR off (ie. internally bypass it) are to run at bit rates not supported by a particular CDR or to save the thermal power in applications where CDR jitter mitigation is not required.

TABLE 6-22 OPTION VALUES (PAGE 00H BYTES 193-195)

Byte	Bit	Description	PC	AC	A0	SM
193	7-4	Reserved	–	–	–	–
	3	TX Input Equalization Auto Adaptive Capable, coded 1 if implemented, else 0.	R	R	R	R
	2	TX Input Equalization Fixed Programmable Settings, coded 1 if implemented, else 0.	R	R	R	R
	1	RX Output Emphasis Fixed Programmable Settings, coded 1 if implemented, else 0.	R	R	R	R
	0	RX Output Amplitude Fixed Programmable Settings, coded 1 if implemented, else 0.	R	R	R	R
194	7	TX CDR On/Off Control implemented, (1b if controllable, 0b if fixed).	R	R	R	R
	6	RX CDR On/Off Control implemented, (1b if controllable, 0b if fixed).	R	R	R	R
	5	Tx CDR Loss of Lock (LOL) Flag implemented, coded 1 if implemented, else 0.	R	R	R	R
	4	Rx CDR Loss of Lock (LOL) Flag implemented, coded 1 if implemented, else 0.	R	R	R	R
	3	Rx Squelch Disable implemented, coded 1 if implemented, else 0.	R	R	R	R
	2	Rx Output Disable capable: coded 1 if implemented, else 0.	R	R	R	R
	1	Tx Squelch Disable implemented: coded 1 if implemented, else 0.	R	R	R	R
	0	Tx Squelch implemented: coded 1 if implemented, else 0.	R	R	R	R
195	7	Memory Page 02 provided: coded 1 if implemented, else 0.	R	R	R	R
	6	Memory Page 01h provided: coded 1 if implemented, else 0.	R	R	R	R
	5	RATE_SELECT is implemented. If the bit is set to 1 then active control of the select bits in the upper memory table is required to change rates. If the bit is set to 0, no control of the rate select bits in the upper memory table is required. In all cases, compliance with multiple rate standards should be determined by Module Codes in Page 00h Bytes 132-135.	C	C	C	C
	4	Tx_DISABLE is implemented and disables the serial output.	0	0	0	R
	3	Tx_FAULT signal implemented, coded 1 if implemented, else 0	0	0	0	R
	2	Tx Squelch implemented to reduce OMA coded 0, implemented to reduce Pave coded 1.	0	0	0	R
	1	Tx Loss of Signal implemented, coded 1 if implemented, else 0	0	0	0	R
	0	Reserved	–	–	–	–

### 6.3.25 Vendor Serial Number

The vendor serial number (vendor SN) is a 16-character field that contains ASCII characters, left aligned and padded on the right with ASCII spaces (20h), defining the vendor's serial number for the free side device. A value of 0000h in the 16-byte field indicates that the vendor SN is unspecified.

### 6.3.26 Date Code

The date code is an 8-byte field that contains the vendor's date code in ASCII characters. The date code is mandatory and shall be in the specified format.

**TABLE 6-23 DATE CODES (PAGE 00H BYTES 212-219)**

Byte	Description	PC	AC	AO	SM
212-213	ASCII code, two low order digits of year. (00=2000)	R	R	R	R
214-215	ASCII code digits of month (01=Jan through 12=Dec)	R	R	R	R
216-217	ASCII code day of month (01-31)	R	R	R	R
218-219	ASCII code, Vendor Specific lot code, may be blank	R	R	R	R

### 6.3.27 Diagnostic Monitoring Type

'Diagnostic Monitoring Type' is a 1-byte field with 8 single bit indicators describing how diagnostic monitoring is implemented in the free side device.

**TABLE 6-24 DIAGNOSTIC MONITORING TYPE (PAGE 00H BYTE 220)**

Byte	Bits	Description	PC	AC	AO	SM
220	7-4	Reserved	-	-	-	-
220	3	Received power measurements type. 0=OMA 1=Average Power	0	0	0	R
220	2	Transmitter power measurement. 0=Not supported 1=Supported	R	R	R	R
220	1-0	Reserved	-	-	-	-

Digital Diagnostic Monitors monitor received power, bias current, supply voltage and temperature. Additionally, alarm and warning thresholds must be written as specified in this document. Auxiliary monitoring fields are optional extensions to Digital Diagnostics.

All digital monitoring values must be internally calibrated and reported in the units defined in 6.2.5.

Bit 2 indicates whether a transmitted power measurement is supported. The indication may be required, however support of transmitter power measurement is optional (see Table 6-8). If the bit is set, transmitted power measurement is supported, and the module will monitor the average optical power. If not, transmitted power measurement is not supported.

Bit 3 indicates whether the received power measurement represents average input optical power or OMA. The indication may be required, however support of received power measurement is optional (see Table 6-8). If the bit is set, average power is monitored. If not, received power measurement is not supported, or OMA is monitored.

### 6.3.28 Enhanced Options

See 6.2.7 for use of the Enhanced Options field. The state where the Rate Select declaration bits both have a value of 1 is reserved and should not be used.

TABLE 6-25 ENHANCED OPTIONS (PAGE 00H BYTE 221)

Byte	Bit	Description	PC	AC	AO	SM
221	7-5	Reserved	-	-	-	-
221	4	Initialization Complete Flag implemented. This flag was introduced in rev 2.5. When this bit is 1, the initialization complete flag at Byte 6 bit 0 is implemented independent of t_init. When this bit is 0, the initialization complete flag is either not implemented or if implemented has a response time less than t_init, max as specified for the module.	R	R	R	R
221	3	Rate Selection Declaration: When this Declaration bit is 0 the free side device does not support rate selection. When this Declaration bit is 1, rate selection is implemented using extended rate selection. See 6.2.7.2	R	R	R	R
221	2	Application Select Table Declaration: When this Declaration bit is 1, the free side device supports rate selection using application select table mechanism. When this Declaration bit is 0, the free side device does not support application select and Page 01h does not exist	R	R	R	R
221	1-0	Reserved	-	-	-	-

To enable bit rates in excess of 25.4Gbps, an extended bit rate field has been added in Byte 222 to supplement the existing values in Byte 140. The legacy Byte 140 contains bit rate at 100Mb/bit, which is limited to 25.4Gbps. The new Byte 222 contains bit rate at 250Mb/bit, enabling up to 63.5Gbps. A value of zero means this field is unspecified.

TABLE 6-26 EXTENDED BIT RATE: NOMINAL (PAGE 00H BYTE 222)

Byte	Bits	Description	PC	AC	AO	SM
222	7-0	Nominal bit rate, units of 250 Mbps. See Byte 140 description.	R	R	R	R

### 6.3.29 Check Code Extension

The check code is a 1-byte code that can be used to verify that the first 32 bytes of extended serial information in the free side device is valid. The check code shall be the low order 8 bits of the sum of the contents of all the bytes from 192 to 222, inclusive.

### 6.3.30 Vendor Specific

This area may contain Vendor Specific information, which can be read from the free side device. The data is read only. Page 00h Bytes 224-255 may be used for Vendor Specific ID functions.

## 6.4 Upper Page 01h

Page 01h is conditional on the state of bit 2 in Page 00h Byte 221.

**TABLE 6-27 UPPER PAGE 01H APPLICATION SELECT TABLE**

Byte	Bit	Name of Field	Description
128	7-0	CC_APPS	Check code for the AST: the check code shall be the low order bits of the sum of the contents of all the bytes from 129 to 255, inclusive.
129	7-6	Reserved	
129	5-0	AST Table Length, TL (length - 1)	A 6 bit binary number. TL, specifies the offset of the last application table entry defined in Bytes 130-255. TL is valid between 0 (1 entry) and 62 (for a total of 63 entries)
130,131	7-0,7-0	Application Code 0	Definition of first application supported (See Table 6-28)
<b>Other Table Entries</b>			
130+2*TL 131+2*TL	7-0, 7-0	Application code TL	Definition of last application supported (See Table 6-28)

Bytes 130-256 contain the application code table entries. Byte 129 bits 5-0 specify the number of entries in the table. Each application listed in the table requires two bytes.

**TABLE 6-28 APPLICATION CODE STRUCTURE**

Low Order Byte								High order Byte							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Reserved				Category				Variant							

## 6.5 Upper Page 02h

Page 02 is optionally provided as user writable EEPROM. The fixed side may read or write this memory for any purpose. If Page 00h Byte 129 bit 4 is set, however, the first 10 bytes of Page 02h Bytes 128-137 will be used to store the CLEI code for the free side device.

## 6.6 Upper Page 03h

The upper memory map Page 03h contains free side device thresholds, channel thresholds and masks, and optional channel controls. See 6.6.1, 6.6.2 and 6.6.3 for detailed descriptions of their use.

**TABLE 6-29 UPPER PAGE 03H MEMORY MAP**

Byte	# Bytes	Description	Type
128-175	48	Thresholds	Read-Only
176-223	48	Channel Thresholds	Read-Only
224	1	Tx EQ & Rx Emphasis Magnitude ID	Read-Only
225	1	RX output amplitude support indicators	Read-Only
226-241	16	Optional Channel Controls	Read/Write
242-253	12	Channel Monitor Masks	Read/Write
254-255	2	Reserved	Read/Write

### 6.6.1 Free Side Device and Channel Thresholds

Each monitor value has a corresponding high alarm, low alarm, high warning and low warning threshold. For each monitor that is implemented, high and low alarm thresholds are required. These factory-preset values allow the user to determine

when a particular value is outside of normal limits as determined by the free side device manufacturer. It is assumed that these values will vary with different technologies and different implementations. These values are stored in read-only memory in Page 03h Bytes 128-223.

**TABLE 6-30 FREE SIDE DEVICE AND CHANNEL THRESHOLDS (PAGE 03H BYTES 128-223)**

Byte	# Bytes	Name	Description	PC	AC	A0	SM
128-129	2	Temp High Alarm	MSB at lower byte address	C	C	C	C
130-131	2	Temp Low Alarm	MSB at lower byte address	C	C	C	C
132-133	2	Temp High Warning	MSB at lower byte address	0	0	0	0
134-135	2	Temp Low Warning	MSB at lower byte address	0	0	0	0
136-143	8	Reserved		-	-	-	-
144-145	2	Vcc High Alarm	MSB at lower byte address	C	C	C	C
146-147	2	Vcc Low Alarm	MSB at lower byte address	C	C	C	C
148-149	2	Vcc High Warning	MSB at lower byte address	0	0	0	0
150-151	2	Vcc Low Warning	MSB at lower byte address	0	0	0	0
152-159	8	Reserved		-	-	-	-
160-175	16	Vendor Specific		-	-	-	-
176-177	2	RX Power High Alarm	MSB at lower byte address	C	C	C	C
178-179	2	RX Power Low Alarm	MSB at lower byte address	C	C	C	C
180-181	2	RX Power High Warning	MSB at lower byte address	0	0	0	0
182-183	2	RX Power Low Warning	MSB at lower byte address	0	0	0	0
184-185	2	Tx Bias High Alarm	MSB at lower byte address	C	C	C	C
186-187	2	Tx Bias Low Alarm	MSB at lower byte address	C	C	C	C
188-189	2	Tx Bias High Warning	MSB at lower byte address	0	0	0	0
190-191	2	Tx Bias Low Warning	MSB at lower byte address	0	0	0	0
192-193	2	Tx Power High Alarm	MSB at lower byte address	C	C	C	C
194-195	2	Tx Power Low Alarm	MSB at lower byte address	C	C	C	C
196-197	2	Tx Power High Warning	MSB at lower byte address	0	0	0	0
198-199	2	Tx Power Low Warning	MSB at lower byte address	0	0	0	0
200-207	8	Reserved	Reserved thresholds for channel parameter set 4	-	-	-	-
208-223	16	Vendor Specific		-	-	-	-

**TABLE 6-31 OPTIONAL EQUALIZER, EMPHASIS AND AMPLITUDE SUPPORT (PAGE 03H BYTES 224-225)**

Byte	# Bytes	Name	Description	PC	AC	A0	SM
224	7-4	TX input equalization magnitude identifier	Max TX input EQ magnitude supported (controls are found in 234/235)	0	0	0	0
	3-0	RX output emphasis magnitude identifier	Max RX output EMPH magnitude supported (controls are found in 236/237)	0	0	0	0
225	7-6	Reserved		-	-	-	-
	5-4	Rx output emphasis type	=00 Peak-to-peak amplitude stays constant, or not implemented =01 Steady state amplitude stays constant =10 Average of peak-to-peak and steady state amplitudes stays constant =11 Reserved	0	0	0	0
	3	RX output amplitude support	Amplitude code 0011 supported	0	0	0	0
	2	RX output amplitude support	Amplitude code 0010 supported	0	0	0	0
	1	RX output amplitude support	Amplitude code 0001 supported	0	0	0	0
	0	RX output amplitude support	Amplitude code 0000 supported	0	0	0	0

The values reported in the Alarm and Warning Thresholds area may be typical values at some chosen nominal operating conditions and may be temperature compensated or otherwise adjusted when setting warning and/or alarm flags. Any threshold compensation or adjustment is Vendor Specific and optional. Refer to the vendor's data sheet for use of alarm and warning thresholds.

### 6.6.2 Optional Channel Controls

Upper Memory Page Control Bits are used to define the optional channel controls.

**TABLE 6-32 OPTIONAL CHANNEL CONTROLS (PAGE 03H BYTES 226-241)**

Byte	Bit	Name	Description	PC	AC	A0	SM
226-233	All	Reserved		-	-	-	-
234	7-4	TX1 input equalization control	Input equalization level control (see Page 03h Byte 224 and Table 6-34)	0	0	0	0
	3-0	TX2 input equalization control	Input equalization level control (see Page 03h Byte 224 and Table 6-34)	0	0	0	0
235	7-4	TX3 input equalization control	Input equalization level control (see Page 03h Byte 224 and Table 6-34)	0	0	0	0
	3-0	TX4 input equalization control	Input equalization level control (see Page 03h Byte 224 and Table 6-34)	0	0	0	0
236	7-4	RX1 output	Output emphasis level	0	0	0	0

		emphasis control	control (see Page 03h Byte 224 and Table 6-35)				
	3-0	RX2 output emphasis control	Output emphasis level control (see Page 03h Byte 224 and Table 6-35)	0	0	0	0
237	7-4	RX3 output emphasis control	Output emphasis level control (see Page 03h Byte 224 and Table 6-35)	0	0	0	0
	3-0	RX4 output emphasis control	Output emphasis level control (see Page 03h Byte 224 and Table 6-35)	0	0	0	0
238	7-4	RX1 output amplitude control	Output amplitude levels with no equalization enabled. (See Table 6-33)	0	0	0	0
	3-0	RX2 output amplitude control	Output amplitude levels with no equalization enabled. (See Table 6-33)	0	0	0	0
239	7-4	RX3 output amplitude control	Output amplitude levels with no equalization enabled. (See Table 6-33)	0	0	0	0
	3-0	RX4 output amplitude control	Output amplitude levels with no equalization enabled. (See Table 6-33)	0	0	0	0
240	7	Rx4 SQ Disable	Rx Squelch Disable Channel 4 (optional)	0	0	0	0
	6	Rx3 SQ Disable	Rx Squelch Disable Channel 3 (optional)	0	0	0	0
	5	Rx2 SQ Disable	Rx Squelch Disable Channel 2 (optional)	0	0	0	0
	4	Rx1 SQ Disable	Rx Squelch Disable Channel 1 (optional)	0	0	0	0
	3	Tx4 SQ Disable	Tx Squelch Disable Channel 4 (optional)	0	0	0	0
	2	Tx3 SQ Disable	Tx Squelch Disable Channel 3 (optional)	0	0	0	0
	1	Tx2 SQ Disable	Tx Squelch Disable Channel 2 (optional)	0	0	0	0
	0	Tx1 SQ Disable	Tx Squelch Disable Channel 1 (optional)	0	0	0	0
241	7	Rx4 Output Disable	Rx Output Disable channel 4 (optional)	0	0	0	0
	6	Rx3 Output Disable	Rx Output Disable channel 3 (optional)	0	0	0	0
	5	Rx2 Output Disable	Rx Output Disable channel 2 (optional)	0	0	0	0



	4	Rx1 Output Disable	Rx Output Disable channel 1 (optional)	0	0	0	0
	3	TX4 adaptive equalization control	If implemented (see Page 00h Byte 193 bit 3) 1b=Enable (default) 0b=Disable (use manual EQ)	-	-	-	-
	2	TX3 adaptive equalization control	If implemented (see Page 00h Byte 193 bit 3) 1b=Enable (default) 0b=Disable (use manual EQ)	-	-	-	-
	1	TX2 adaptive equalization control	If implemented (see Page 00h Byte 193 bit 3) 1b=Enable (default) 0b=Disable (use manual EQ)	-	-	-	-
	0	TX1 adaptive equalization control	If implemented (see Page 00h Byte 193 bit 3) 1b=Enable (default) 0b=Disable (use manual EQ)	-	-	-	-

TABLE 6-33 OUTPUT DIFFERENTIAL AMPLITUDE CONTROL (PAGE 03H BYTES 238-239)

Code	Receiver Output Amplitude No Output Equalization	
	Nominal	Units
1xxx	Reserved	
0111	Reserved	mV(P-P)
0110	Reserved	mV(P-P)
0101	Reserved	mV(P-P)
0100	Reserved	mV(P-P)
0011	600-1200	mV(P-P)
0010	400-800	mV(P-P)
0001	300-600	mV(P-P)
0000	100-400	mV(P-P)

TABLE 6-34 INPUT EQUALIZATION (PAGE 03H BYTES 234-235)

Code	Transmitter Input Equalization	
	Nominal	Units
11xx	Reserved	
1011	Reserved	
1010	10	dB
1001	9	dB
1000	8	dB
0111	7	dB
0110	6	dB
0101	5	dB
0100	4	dB
0011	3	dB
0010	2	dB
0001	1	dB
0000	0	No EQ

TABLE 6-35 OUTPUT EMPHASIS CONTROL (PAGE 03H BYTES 236-237)

Code	Receiver Output Emphasis At nominal Output Amplitude	
	Nominal	Units
1xxx	Reserved	
0111	7	dB
0110	6	dB
0101	5	dB
0100	4	dB
0011	3	dB
0010	2	dB
0001	1	dB
0000	0	No Emphasis

Because receiver emphasis settings can affect receiver output amplitude (and vice versa) Table 6-33 and Table 6-35 define the variable parameter at a nominal condition of the other. For instance, Table 6-33 defines output amplitude at a zero output emphasis setting and Table 6-35 defines output emphasis at a nominal output amplitude setting (implementation dependent). The maximum emphasis supported is defined in section 6.6.1, Table 6-31 Byte 224. If an implementation does not support all levels up to and including the maximum, the nearest value shall be used.

Squelch and output control functionality is optional. If implemented, squelch and output disable is controlled for each channel using Page 03h Bytes 240-241. Writing a '1' in the Squelch Disable register (Page 03h Byte 240) disables the squelch for the associated channel. Writing a '1' in the Output Disable register (Page 03h Byte 241) squelches the output of the associated channel. When a '1' is written in both registers for a channel, the associated output is disabled. The registers read all '0's upon power-up. All other squelch functionality details are outside the scope of this document.

### 6.6.3 Channel Monitor Masks

TABLE 6-36 CHANNEL MONITOR MASKS (PAGE 03H BYTES 242-253)

Byte	Bit	Name	Description	PC	AC	A0	SM
242	7	M-Rx1 Power High Alarm	Masking Bit for high RX Power alarm channel 1	C	C	C	C
	6	M-Rx1 Power Low Alarm	Masking Bit for low RX Power alarm channel 1	C	C	C	C
	5	M-Rx1 Power High Warning	Masking Bit for high RX Power warning channel 1	C	C	C	C
	4	M-Rx1 Power Low Warning	Masking Bit for low RX Power warning channel 1	C	C	C	C
	3	M-Rx2 Power High Alarm	Masking Bit for high RX Power alarm channel 2	C	C	C	C
	2	M-Rx2 Power Low Alarm	Masking Bit for low RX Power alarm channel 2	C	C	C	C
	1	M-Rx2 Power High Warning	Masking Bit for high RX Power warning channel 2	C	C	C	C
	0	M-Rx2 Power Low Warning	Masking Bit for low RX Power warning channel 2	C	C	C	C
243	7	M-Rx3 Power High Alarm	Masking Bit for high RX Power alarm channel 3	C	C	C	C
	6	M-Rx3 Power Low Alarm	Masking Bit for low RX Power alarm channel 3	C	C	C	C
	5	M-Rx3 Power High Warning	Masking Bit for high RX Power warning channel 3	C	C	C	C
	4	M-Rx3 Power Low Warning	Masking Bit for low RX Power warning channel 3	C	C	C	C

		Low Warning	Power warning channel 3				
	3	M-Rx4 Power High Alarm	Masking Bit for high RX Power alarm channel 4	C	C	C	C
	2	M-Rx4 Power Low Alarm	Masking Bit for low RX Power alarm channel 4	C	C	C	C
	1	M-Rx4 Power High Warning	Masking Bit for high RX Power warning channel 4	C	C	C	C
	0	M-Rx4 Power Low Warning	Masking Bit for low RX Power warning channel 4	C	C	C	C
244	7	M-Tx1 Bias High Alarm	Masking Bit for high TX Bias alarm channel 1	C	C	C	C
	6	M-Tx1 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 1	C	C	C	C
	5	M-Tx1 Bias High Warning	Masking Bit for high TX Bias warning channel 1	C	C	C	C
	4	M-Tx1 Bias Low Warning	Masking Bit for low TX Bias warning channel 1	C	C	C	C
	3	M-Tx2 Bias High Alarm	Masking Bit for high TX Bias alarm channel 2	C	C	C	C
	2	M-Tx2 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 2	C	C	C	C
	1	M-Tx2 Bias High Warning	Masking Bit for high TX Bias warning channel 2	C	C	C	C
	0	M-Tx2 Bias Low Warning	Masking Bit for low TX Bias warning channel 2	C	C	C	C
245	7	M-Tx3 Bias High Alarm	Masking Bit for high TX Bias alarm channel 3	C	C	C	C
	6	M-Tx3 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 3	C	C	C	C
	5	M-Tx3 Bias High Warning	Masking Bit for high TX Bias warning channel 3	C	C	C	C
	4	M-Tx3 Bias Low Warning	Masking Bit for low TX Bias warning channel 3	C	C	C	C
	3	M-Tx4 Bias High Alarm	Masking Bit for high TX Bias alarm channel 4	C	C	C	C
	2	M-Tx4 Bias Low Alarm	Masking Bit for low TX Bias alarm channel 4	C	C	C	C
	1	M-Tx4 Bias High Warning	Masking Bit for high TX Bias warning channel 4	C	C	C	C
	0	M-Tx4 Bias Low Warning	Masking Bit for low TX Bias warning channel 4	C	C	C	C
246	7	M-Tx1 Power High Alarm	Masking Bit for high TX Power alarm channel 1	C	C	C	C
	6	M-Tx1 Power Low Alarm	Masking Bit for low TX Power alarm channel 1	C	C	C	C
	5	M-Tx1 Power High Warning	Masking Bit for high TX Power warning channel 1	C	C	C	C
	4	M-Tx1 Power Low Warning	Masking Bit for low TX Power warning channel 1	C	C	C	C
	3	M-Tx2 Power High Alarm	Masking Bit for high TX Power alarm channel 2	C	C	C	C
	2	M-Tx2 Power Low Alarm	Masking Bit for low TX Power alarm channel 2	C	C	C	C
	1	M-Tx2 Power High Warning	Masking Bit for high TX Power warning channel 2	C	C	C	C
	0	M-Tx2 Power Low Warning	Masking Bit for low TX Power warning channel 2	C	C	C	C
247	7	M-Tx3 Power	Masking Bit for high TX	C	C	C	C

		High Alarm	Power alarm channel 3				
	6	M-Tx3 Power Low Alarm	Masking Bit for low TX Power alarm channel 3	C	C	C	C
	5	M-Tx3 Power High Warning	Masking Bit for high TX Power warning channel 3	C	C	C	C
	4	M-Tx3 Power Low Warning	Masking Bit for low TX Power warning channel 3	C	C	C	C
	3	M-Tx4 Power High Alarm	Masking Bit for high TX Power alarm channel 4	C	C	C	C
	2	M-Tx4 Power Low Alarm	Masking Bit for low TX Power alarm channel 4	C	C	C	C
	1	M-Tx4 Power High Warning	Masking Bit for high TX Power warning channel 4	C	C	C	C
	0	M-Tx4 Power Low Warning	Masking Bit for low TX Power warning channel 4	C	C	C	C
248-249	All	Reserved	Reserved channel monitor masks set 4	C	C	C	C
250-251	All	Reserved	Reserved channel monitor masks	C	C	C	C
252-253	All	Reserved	Reserved channel monitor masks	C	C	C	C