






## Frontend Design

- Supported European semiconductor programs using Calibre DRC/LVS/PERC, reliability checks, parasitic analysis, and advanced-node physical implementation.
- Delivered technical guidance across FinFET design, multi-die integration, and SoC workflows with TSMC, Intel, GF, ST, and Apple.
- Improved customer flows by creating automation scripts (TCL/Python) to shorten sign-off cycles and reduce tape-out delays.
- Enabled rule-deck quality by debugging PDK logic and collaborating with R&D on feature enhancements.
- Trained engineering groups in SmartFill/ECO-Fill, PERC, ESD/LUP, and advanced verification methodologies.
- Provided evaluations, benchmarks, and pre-sales support for new Calibre capabilities.






## Shift-left Solutions





Calibre shift-left solutions continuously pursue innovative strategies and enhancements to provide design companies with the greatest value.




**Mechanical stress** can be caused by IC architecture and packaging


A screenshot of a Calibre **3D Thermal**, the Siemens EDA 3D IC thermal analysis tool. Thermal gradients are shown overlaid on the physical layout




**Stress analysis** for 3D ICs



## 2.5D and 3D IC designs




Designers working on multi-die, multi-chiplet stacked configurations in 2.5/3D IC designs can use Calibre **3DStack** physical verification checks to verify die alignments for proper connectivity and electrical behavior




## Inputs and outputs of Calibre 3DPERC ESD verification







Implementing Fan-Out Wafer-Level Packaging (FOWLP) with the HDAP Flow




FOWLP can significantly reduce the package footprint




Achieving OSAT and foundry fabrication rules for package substrate outgassing, metal-filled areas and power planes



Typical ESD protection scheme




Latch-up formation



Candidate hot junction detection




Calibre 3D IC  
ESD Verification




--- Internal IO  
— External IO

External IOs vs. internal IOs




2.5D/3D IC ESD verification methodology flow

Calibre 3D IC  
ESD design-level verification




ESD design-level verification (complete 2.5D/3D IC)





Latch-up design rule checking methodology and flows

**Calibre 3D IC**  
**hot junction detection**



**Candidate hot junction detection methodology**







**DRC** provides fast, sophisticated, and proven technology that enables the fastest and most accurate physical verification of the most challenging designs at any node




# Physical Verification Early design circuit verification LVS Recon SI




**LVS Recon** runs selected circuit verification early in the design flow, enabling designers to accelerate debug cycles and reduce the number of full-chip verification iterations

Selective connectivity extraction / Short isolation / Layer-aware short isolation / Net-aware short isolation / Custom short isolation / Fast, integrated debugging / Design process optimization



### ACCURACY AND INNOVATION Preferred Foundry Sign-Off Tool


SVRF / Tcl Verification Format (TVF)/ Equation-based design rule checking / Optical grid and pitch checking / Pattern matching / Double patterning / Automated waiver management / Fast XOR / 3D-IC Physical Verification / Direct Database Access / HTML batch reports / RealTime / Dummy SmartFill DFM / Recon DRC



**PERC** enables a wide range of complex electrical and geometrical verification requirements to ensure product reliability and performance

Circuit reliability verification / Electrical overstress / Electrostatic discharge / Multiple power domains / Post-layout verification :

- Point-to-Point resistance (P2P)
- Current Density (CD)
- Voltage-Dependent DRC
- Hot gate/diffusion identification
- Layer extension/coverage
- Device matching



The synchronized quad-view **mPower GUI** simplifies and streamlines debugging and analysis


The **mPower power integrity solution** enables design teams to provide complete, high-confidence power coverage for all designs at any scale within their existing design and verification flows.

#### mPower Analog:

- Simulation-based, high-capacity dynamic **EM/IR** drop analysis
- Schematic and post-layout simulation waveforms



#### mPower Digital:

- Chip power modeling and packaging flows
- Vectored and vectorless analysis



**High coverage vectorless analysis**  
**RTL profiling and vectored analysis**








xACT platform quickly and accurately, **extracts parasitic capacitance, resistance and inductance** for a variety of IC design styles, from digital to custom analog and RF.









## Physical Verification



## Surface planarity improvement by dummy fill optimization for M1 layer of a design with 5 layers


# Calibre Capabilities to Simplify Irregular Shape Checking

## Photonics, through-silicon via, & packaging checks


	Circle	Stadium	Teardrop
Recognize & separate	<ul style="list-style-type: none"> <li>INSIDE CELL [NOT] CIRCLE</li> </ul> 	<ul style="list-style-type: none"> <li>INSIDE CELL [NOT] STADIUM</li> </ul>  $E_d = L - W$ $E_d = L - W + A_r$	<ul style="list-style-type: none"> <li>INSIDE CELL [NOT] TEARDROP</li> </ul> 
Check Dimension & Ref Output	<ul style="list-style-type: none"> <li>DFM CIRCLE ANALYZE</li> <li>DFM CIRCLE ANALYZE (center/ring)</li> </ul> 	<ul style="list-style-type: none"> <li>DFM STADIUM ANALYZE</li> <li>DFM STADIUM ANALYZE (center/ring)</li> </ul> 	<ul style="list-style-type: none"> <li>DFM TEARDROP ANALYZE</li> <li>DFM TEARDROP ANALYZE (center/ring)</li> </ul> 

## Features


- High-speed processing of massive violation databases
- Full-chip visualization with intelligent violation density heatmap
- AI-powered “Signals” for automatic violation clustering
- Dynamic analysis panels with real-time updates
- Hierarchical debug capabilities for precise violation isolation
- Seamless integration with industry standard design tools
- Shareable debug states and analysis context



Multi-view debug environment showing synchronized views of violation density heatmap, detailed layout and analysis panels




Left image shows the heatmap for all checks



Right side image shows the heatmap from a selected Signal group

- **AI/ML-powered DRC analysis and intelligent clustering**
- **Full-chip visualization and interactive analysis**
- **Integration, interoperability and collaboration with P&R tool**



## Cadence Tool Experience

### Tools Used:

**PVS / Pegasus** – Physical Verification System & signoff (+ MDP Photomask preparation)

**Assura** – writing DRC/LVS rule decks and performing layout verification at block level

- Virtuoso Schematic Editor & Virtuoso Layout Suite
- [SKILL Language Programming](#) of Parameterized Cells(Pcells)

**Quantus QRC** – Parasitic extraction

**Voltus / EMIR** – Power, Electromigration models simulation, IR drop analysis

- EMX simulator GUI / EMX Planar 3D Solver & Voltus InsightAI
- Voltus IC Power Integrity Solution

*Fast incremental analysis*

*IR drop diagnostics*

*Multi-method fixing*

*Seamless integration*



## Strengths & Achievements

### Key Achievements:

Reduced signoff runtime by 30% using optimized PVS multi-thread flow

Customized DRC/LVS runsets aligned with foundry standards (i.e. TSMC 28nm, 7nm)

Collaborated with DFM/Mask teams for tape-out verification

Experienced in both **frontend** (Physical Verification) and **backend** (mask preparation, data verification)

## Cadence® Pegasus Design Review Environment

The Pegasus Design Review Environment rapidly loads large layouts (GDSII, OASIS®, LEF/DEF, MEBES, and other industry- standard formats) providing a rich set of debugging and inspection features, including measurement, dynamic visualization, multi-database overlay, net connectivity tracing, cross-section viewing, and GDSII/OASIS editing.

### **Pegasus Layout Pattern Analyzer**

Improve systematic and parametric yield and meet foundry DFM signoff requirements

### **Pegasus CMP Predictor**

Predict and reduce systematic and parametric variability at chip- and wafer-level due to CMP-induced topography and layer thickness variations


### **Pegasus Computational Pattern Analytics**

High-performance production-proven layout processing


### **Pegasus Critical Area Analyzer**

Estimate random yield loss and assess layout robustness against random defects


## The Interactive Short Locator running within the Virtuoso Layout Editor



## DRC Runtime in seconds with Virtuoso PVS



With PVS, the flow supports double patterning, triple patterning, quadruple patterning, 3D-IC and FinFET rules, advanced device extraction, and extends physical verification technology into design reliability checking and constraint validation




The **Quantus Extraction Solution** is tightly integrated with the Innovus Implementation System for digital designs and Virtuoso Studio for custom /analog designs. Quantus also offers **Quantus Field Solver**, a cloud-ready extraction tool delivering unmatched accuracy.




## **Backend manufacturing**

- Focused on manufacturing-oriented engineering using Calibre RET/OPC and lithography workflows for top European foundries.
- Executed ILT/OPC simulation, OPC-Verify checks, multi-patterning analysis, and SRAF optimization for next-generation nodes.
- Built manufacturable layout strategies and improved wafer pattern fidelity through lithography modeling and process-aware tuning.
- Developed and validated MDP/JobDeck structures, including MPC, ModelFlow, LithoView, and Workbench integrations.
- Supported GlobalFoundries, STMicroelectronics, Infineon, and Intel via on-site guidance, remote troubleshooting, and lithography engineering collaboration.


Resolution Enhancement Technology (RET)




Mask Data Preparation




Advanced Verification Tools





Physical Verification Tools



## Calibre OPC - Inverse Lithography Technology



A conventional optical proximity correction. The blue -like shape is what chip designers would like print on the wafer, in green is the shape after applying optical proximity correction(OPC), and the red  contour is how the shape is actually printed.

In semiconductor device fabrication, The **inverse lithography technology (ILT)** is an approach to photomask design.

An approach to solve an inverse imaging problem: to calculate the shapes of the openings in a **photomask ("source")** so that the passing light produces a good approximation of the **desired pattern ("target")** on the illuminated material, typically a **photoresist**.


As such, it is treated as a mathematical optimization problem of a special kind, because usually an analytical solution does not exist.

In conventional approaches known as the optical proximity correction (OPC) a "target" shape is augmented with carefully tuned rectangles to produce a "Manhattan shape" for the "source", as shown in the illustration.


The ILT approach generates curvilinear shapes for the "source", which deliver better approximations for the "target".

## Calibre OPC outcome – Inconsistency

### OPC -1x1mm<sup>2</sup> widow clip



### 2x2mm<sup>2</sup> window clip error




"The edge **post-OPC** feature appears to be undersized. The CUT layer analysis indicates post-OPC mask errors, as expected. The observed CD (~81 nm) deviates significantly from the target CD (~87 nm), with no apparent justification for the observed asymmetric shape."

## Calibre OPC – No ripple generation observed due to the absence of inter-feature fragments



OPC simulation




A conventional optical proximity correction. The **green** L-like shape is what chip designers would like printed on the wafer, in **purple** is the shape after applying optical proximity correction(OPC), and the **red contour** is how the shape is actually printed.




## Calibre Curvilinear MDP Support New Fracture Formats for Multigons

- The Calibre Curvilinear MDP solution enables the support of new Multibeam formats in the fracture and verification flows.



- Calibre Fracture commands are updated to support the new Multibeam fracture formats.
  - `FRACTURE NUFLARE_MBF` now supports version 2.1.
  - `FRACUTER OASIS_MBW` now supports version 3.0.





MBW 3.0 fracture output

Zoomed-in

## Calibre OPCverify Curvilinear Verification for Multigons

- Calibre OPCverify is updated to address the challenges of curvilinear verification for multigons.
- In 2024.4 release, four spline-based checks are production released to support post-OPC verification on multigon layers.

Angle check on a multigon layer using **spline\_angle** command.




Distance checks on a multigon layer using **spline\_distance** command.


**spline\_depth\_width** checks minimum width of a multigon using its depth as a constraint.

**spline\_dw\_ratio** checks the maximum depth-to-width ratio for multigons on a layer.

## Calibre OPCverify Multigon Support - spline\_distance check



Red—SD, non-Manhattan region  
 Green—SD, non-Manhattan edge  
 Orange—MD, non-Manhattan region  
 Black—MD, non-Manhattan edge




### Spline distance

Type	Attribute	Value
User	min	0.00653758


### Measure distance

Type	Attribute	Value
User	min	0.0065102



Green — separation=90nm  
 Pink — separation\_factor=3.0  
 Yellow — separation\_factor=3.4

- An example of Spline distance(SD) check performed on MULTIGON.
  - In comparison, Measure distance(MD) is performed on PWL(converted from Multigon with dev=1dbu).




Pink—non-Manhattan edge  
 Green—non-Manhattan region  
 Red—pinpoint gauges  
 Black—pinpoint markers

Error marker

## Calibre Mask Process Correction(MPC)

The Calibre Mask Process Correction family of **rule and model-based products** is used in advanced photomask manufacturing to correct for **systematic mask lithography** and **process error sources** to ensure that the mask critical dimension signature is within specification







## Calibre Standalone Curvilinear Mask Rule Checks (MRC) for Multigons

- Calibre provides new curvilinear MRC methodologies to support the requirements of leading-edge mask manufacturing through key innovations in native curvilinear data handling and representation techniques.
- New standalone SVRF commands are available for curvilinear MRC checks on multigons.
  - `RET SPLINE_ANGLE` checks the angle of splines on a multigon layer.
  - `RET SPLINE_DEPTH_WIDTH` checks the minimum width of a multigon shape.
  - `RET SPLINE_DISTANCE` measures the distance between spline sections on multigon layers.
  - `RET SPLINE_DW_RATIO` computes the depth-to-width ratio for multigon shapes.


External Distance Check Example




Internal Distance Check Example



Spike Detection Example




Depth-Width Check Example






## Calibre Mask Process Correction(MPC) – Reduces the CD model error

IsoLn CD model error when ignoring e-beam writer corrections for Fogging









IsoLn CD model error reduced from over  $\pm 2$  nm to  $\pm 0.5$  nm when including e-beam writer corrections for Fogging



# Calibre Capabilities to Simplify Irregular Shape Checking

## Photonics, through-silicon via, & packaging checks

	Circle	Stadium	Teardrop
Recognize & separate	<ul style="list-style-type: none"> <li>INSIDE CELL [NOT] CIRCLE</li> </ul> 	<ul style="list-style-type: none"> <li>INSIDE CELL [NOT] STADIUM</li> </ul> 	<ul style="list-style-type: none"> <li>INSIDE CELL [NOT] TEARDROP</li> </ul> 
Check Dimension & Ref Output	<ul style="list-style-type: none"> <li>DFM CIRCLE ANALYZE</li> <li>DFM CIRCLE ANALYZE (center/ring)</li> </ul> 	<ul style="list-style-type: none"> <li>DFM STADIUM ANALYZE</li> <li>DFM STADIUM ANALYZE (center/ring)</li> </ul> 	<ul style="list-style-type: none"> <li>DFM TEARDROP ANALYZE</li> <li>DFM TEARDROP ANALYZE (center/ring)</li> </ul> 

## Calibre Capabilities to Simplify Irregular Shape Design Rule Check

### DFM Circle Analyze

VARIABLE minimum\_radius 1.0  
VARIABLE maximum\_radius 2.0  
VARIABLE minimum\_curvature\_width 0.1  
VARIABLE maximum\_curvature\_width 0.2

LAYER M1 54 350

// To obtain a Circle with a width of 0.14um ( $\geq 0.14$ )

circle\_props = **DFM CIRCLE ANALYZE** M1

circle\_ringL14 = DFM PROPERTY circle\_props

[inrad = PROPERTY(circle\_props, INRADIUS)]

[outrad = PROPERTY(circle\_props, OUTRADIUS)]

[annulus\_in = PROPERTY(circle\_props, ANNULUS\_INRADIUS)]


[ratio = PROPERTY\_REF(inrad)/PROPERTY\_REF(outrad)] > 0.9

[enclosing\_width = 2\*(PROPERTY(circle\_props, OUTRADIUS))]


[width = (PROPERTY\_REF(annulus\_in) != 0) ? (PROPERTY\_REF(inrad) + PROPERTY\_REF(outrad))/2 -  
PROPERTY\_REF(annulus\_in): PROPERTY\_REF(inrad) + PROPERTY\_REF(outrad)]  $\geq$  minimum\_curvature\_width  $\leq$   
maximum\_curvature\_width

[radius = (PROPERTY\_REF(annulus\_in) != 0) ? (PROPERTY\_REF(width) + PROPERTY\_REF(annulus\_in):  
(PROPERTY\_REF(inrad) + PROPERTY\_REF(outrad))/2]  $\geq$  minimum\_radius  $\leq$  maximum\_radius

DFM\_out { DFM RDB circle\_ringL14 "dfm.rdb" ALL CELLS CHECKNAME "%\_l\_" }



## Python Code and its output: S-bend for SiN waveguide (Cubic Bezier segments)



```
File Edit Selection View Go Run Terminal Help
EXPLORER
ONEMINPYTHON
practice.py
practice.py > ...
1 # S-bend (SiN waveguide) - cubic Bézier 2-segment example
2 import numpy as np
3 import matplotlib.pyplot as plt
4
5 # Segment 1 control points (P0..P3)
6 P0 = np.array([0.0, 0.0])
7 P1 = np.array([2.0, 0.0])
8 P2 = np.array([3.0, 1.5])
9 P3 = np.array([5.0, 1.0]) # mid point
10
11 # Segment 2 control points (Q0..Q3)
12 Q0 = P3
13 Q1 = np.array([7.0, 0.5])
14 Q2 = np.array([8.0, 2.5])
15 Q3 = np.array([10.0, 2.0])
16
17 def cubic_bezier(A, B, C, D, n=300):
18     t = np.linspace(0, 1, n)
19     return (
20         ((1 - t)**3)[:, None] * A +
21         (3 * ((1 - t)**2 * t))[:, None] * B +
22         (3 * ((1 - t) * t**2))[:, None] * C +
23         (t**3)[:, None] * D
24     )
25
26 c1 = cubic_bezier(P0, P1, P2, P3, n=200)
27 c2 = cubic_bezier(Q0, Q1, Q2, Q3, n=200)
28 curve = np.vstack([c1, c2[1:]]) # join without duplicating the midpoint
```


(Code continued)



Cubic Bezier curve in mathematics

$$B(t) = (1-t)^3P_0 + 3t(1-t)^2P_1 + 3t^2(1-t)P_2 + t^3P_3, 0 \leq t \leq 1$$

## Python Code and its output: S-bend for SiN waveguide (Cubic Bezier segments)



```
29
30 # Plot: thick centerline as waveguide, plus control polygons/points
31 plt.figure(figsize=(8, 3.5))
32 plt.plot(curve[:, 0], curve[:, 1], linewidth=6) # thick centerline = waveguide
33 plt.plot([P0[0], P1[0], P2[0], P3[0]], [P0[1], P1[1], P2[1], P3[1]], linestyle='--', marker='o', markersize=4)
34 plt.plot([Q0[0], Q1[0], Q2[0], Q3[0]], [Q0[1], Q1[1], Q2[1], Q3[1]], linestyle='--', marker='o', markersize=4)
35
36 plt.scatter([P0[0], Q3[0]], [P0[1], Q3[1]], zorder=5)
37 plt.text(P0[0], P0[1]-0.2, "input", va='top')
38 plt.text(Q3[0], Q3[1]+0.2, "output", va='bottom')
39
40 plt.title("S-bend for SiN waveguide (cubic Bézier segments)")
41 plt.xlabel("x (μm)")
42 plt.ylabel("y (μm)")
43 plt.axis('equal')
44 plt.grid(True)
45 plt.tight_layout()
46 plt.show()
```

(Code output)





## Python Code and its output: S-bend for SiN waveguide (Cubic Bezier segments)

