






Selected - **Semiconductor Frontend Design-oriented Engineering**

- Supported European semiconductor programs using Calibre DRC/LVS/PERC, reliability checks, parasitic analysis, and advanced-node physical implementation.
- Delivered technical guidance across FinFET design, multi-die integration, and SoC workflows with TSMC, Intel, GF, ST, and Apple.
- Improved customer flows by creating automation scripts (TCL/Python) to shorten sign-off cycles and reduce tape-out delays.
- Enabled rule-deck quality by debugging PDK logic and collaborating with R&D on feature enhancements.
- Trained engineering groups in SmartFill/ECO-Fill, PERC, ESD/LUP, and advanced verification methodologies.
- Provided evaluations, benchmarks, and pre-sales support for new Calibre capabilities.






Shift-left Solutions





Calibre shift-left solutions continuously pursue innovative strategies and enhancements to provide design companies with the greatest value.




Mechanical stress can be caused by IC architecture and packaging


A screenshot of a Calibre **3D Thermal**, the Siemens EDA 3D IC thermal analysis tool. Thermal gradients are shown overlaid on the physical layout




Stress analysis for 3D ICs




2.5D and 3D IC designs




Designers working on multi-die, multi-chiplet stacked configurations in 2.5/3D IC designs can use Calibre **3DStack** physical verification checks to verify die alignments for proper connectivity and electrical behavior




Inputs and outputs of Calibre 3DPERC ESD verification




Implementing Fan-Out Wafer-Level Packaging (FOWLP) with the HDAP Flow




FOWLP can significantly reduce the package footprint




Achieving OSAT and foundry fabrication rules for package substrate outgassing, metal-filled areas and power planes



Typical ESD protection scheme




Latch-up formation




Candidate hot junction detection

Calibre 3D IC
ESD Verification




--- Internal IO
— External IO

External IOs vs. internal IOs




2.5D/3D IC ESD verification methodology flow

Calibre 3D IC
ESD design-level verification




ESD design-level verification (complete 2.5D/3D IC)





Latch-up design rule checking methodology and flows

Calibre 3D IC
hot junction detection





Candidate hot junction detection methodology




DRC provides fast, sophisticated, and proven technology that enables the fastest and most accurate physical verification of the most challenging designs at any node

Physical Verification Early design circuit verification LVS Recon SI




LVS Recon runs selected circuit verification early in the design flow, enabling designers to accelerate debug cycles and reduce the number of full-chip verification iterations

Selective connectivity extraction / Short isolation / Layer-aware short isolation / Net-aware short isolation / Custom short isolation / Fast, integrated debugging / Design process optimization



ACCURACY AND INNOVATION Preferred Foundry Sign-Off Tool


SVRF / Tcl Verification Format (TVF)/ Equation-based design rule checking / Optical grid and pitch checking / Pattern matching / Double patterning / Automated waiver management / Fast XOR / 3D-IC Physical Verification / Direct Database Access / HTML batch reports / RealTime / Dummy SmartFill DFM / Recon DRC



PERC enables a wide range of complex electrical and geometrical verification requirements to ensure product reliability and performance

Circuit reliability verification / Electrical overstress / Electrostatic discharge / Multiple power domains / Post-layout verification :

- Point-to-Point resistance (P2P)
- Current Density (CD)
- Voltage-Dependent DRC
- Hot gate/diffusion identification
- Layer extension/coverage
- Device matching



The synchronized quad-view **mPower GUI** simplifies and streamlines debugging and analysis


The **mPower power integrity solution** enables design teams to provide complete, high-confidence power coverage for all designs at any scale within their existing design and verification flows.

mPower Analog:



- Simulation-based, high-capacity dynamic **EM/IR** drop analysis
- Schematic and post-layout simulation waveforms

mPower Digital:

- Chip power modeling and packaging flows
- Vectored and vectorless analysis






High coverage vectorless analysis
RTL profiling and vectored analysis









xACT platform quickly and accurately, **extracts parasitic capacitance, resistance and inductance** for a variety of IC design styles, from digital to custom analog and RF.

Physical Verification CMP Analyzer simulations




Calibre Capabilities to Simplify Irregular Shape Checking

Photonics, through-silicon via, & packaging checks


	Circle	Stadium	Teardrop
Recognize & separate	<ul style="list-style-type: none"> INSIDE CELL [NOT] CIRCLE 	<ul style="list-style-type: none"> INSIDE CELL [NOT] STADIUM 	<ul style="list-style-type: none"> INSIDE CELL [NOT] TEARDROP 
Check Dimension & Ref Output	<ul style="list-style-type: none"> DFM CIRCLE ANALYZE DFM CIRCLE ANALYZE (center/ring) 	<ul style="list-style-type: none"> DFM STADIUM ANALYZE DFM STADIUM ANALYZE (center/ring) 	<ul style="list-style-type: none"> DFM TEARDROP ANALYZE DFM TEARDROP ANALYZE (center/ring) 

Features


- High-speed processing of massive violation databases
- Full-chip visualization with intelligent violation density heatmap
- AI-powered “Signals” for automatic violation clustering
- Dynamic analysis panels with real-time updates
- Hierarchical debug capabilities for precise violation isolation
- Seamless integration with industry standard design tools
- Shareable debug states and analysis context



Multi-view debug environment showing synchronized views of violation density heatmap, detailed layout and analysis panels




Left image shows the heatmap for all checks



Right side image shows the heatmap from a selected Signal group

- **AI/ML-powered DRC analysis and intelligent clustering**
- **Full-chip visualization and interactive analysis**
- **Integration, interoperability and collaboration with P&R tool**



Cadence Tool Experience

Tools Used:

PVS / Pegasus – Physical Verification System & signoff (+ MDP Photomask preparation)

Assura – writing DRC/LVS rule decks and performing layout verification at block level

- Virtuoso Schematic Editor & Virtuoso Layout Suite
- [SKILL Language Programming](#) of Parameterized Cells(Pcells)

Quantus QRC – Parasitic extraction

Voltus / EMIR – Power, Electromigration models simulation, IR drop analysis

- EMX simulator GUI / EMX Planar 3D Solver & Voltus InsightAI
- Voltus IC Power Integrity Solution

Fast incremental analysis

IR drop diagnostics

Multi-method fixing

Seamless integration

Strengths & Achievements

Key Achievements:

Reduced signoff runtime by 30% using optimized PVS multi-thread flow

Customized DRC/LVS runsets aligned with foundry standards (i.e. TSMC 28nm, 7nm)

Collaborated with DFM/Mask teams for tape-out verification

Experienced in both **frontend** (Physical Verification) and **backend** (mask preparation, data verification)

Cadence® Pegasus Design Review Environment

The Pegasus Design Review Environment rapidly loads large layouts (GDSII, OASIS®, LEF/DEF, MEBES, and other industry- standard formats) providing a rich set of debugging and inspection features, including measurement, dynamic visualization, multi-database overlay, net connectivity tracing, cross-section viewing, and GDSII/OASIS editing.

Pegasus Layout Pattern Analyzer

Improve systematic and parametric yield and meet foundry DFM signoff requirements

Pegasus CMP Predictor

Predict and reduce systematic and parametric variability at chip- and wafer-level due to CMP-induced topography and layer thickness variations


Pegasus Computational Pattern Analytics

High-performance production-proven layout processing


Pegasus Critical Area Analyzer

Estimate random yield loss and assess layout robustness against random defects


The Interactive Short Locator running within the Virtuoso Layout Editor



DRC Runtime in seconds with Virtuoso PVS




With PVS, the flow supports double patterning, triple patterning, quadruple patterning, 3D-IC and FinFET rules, advanced device extraction, and extends physical verification technology into design reliability checking and constraint validation




The **Quantus Extraction Solution** is tightly integrated with the Innovus Implementation System for digital designs and Virtuoso Studio for custom /analog designs. Quantus also offers **Quantus Field Solver**, a cloud-ready extraction tool delivering unmatched accuracy.


Resolution Enhancement Technology (RET)



Mask Data Preparation



Advanced Verification Tools



Physical Verification Tools

