

```

1 ;=====
2 ; finfet_pcell.il
3 ;
4 ; Reference FinFET PCell (12nm-class)
5 ; -----
6 ; This file demonstrates FinFET PCell architecture:
7 ; topology-driven design, technology abstraction,
8 ; and DFM/OPC-aware constraints.
9 ;
10 ; NOT intended for tape-out or direct foundry use.
11 ;=====
12
13 ;-----
14 ; Technology rule abstraction (PDK-dependent layer)
15 ;-----
16 procedure(loadTechRules(cv)
17   let((rules)
18     rules = makeTable('techRules nil)
19
20     ; Abstract technology parameters
21     rules->finPitch      = 0.04
22     rules->finWidth      = 0.01
23     rules->finHeight     = 0.06
24     rules->minGateLength = 0.016
25     rules->gatePitch     = 0.05
26
27     rules
28   )
29 )
30
31 ;-----
32 ; Generate discrete fin grid (NO continuous width)
33 ;-----
34 procedure(generateFinGrid(nFin finPitch)
35   let((fins i)
36     fins = nil
37     for(i 0 nFin-1
38       fins = cons(i * finPitch fins)
39     )
40     reverse(fins)
41   )
42 )
43
44 ;-----
45 ; DFM / OPC guard checks
46 ;-----
47 procedure(checkDFMConstraints(nFin gateLength pcmMode rules)
48   when(nFin < 2 && !pcmMode
49     error("Single-fin devices forbidden in product mode")
50   )
51   when(gateLength < rules->minGateLength
52     error("Gate length below technology minimum")
53   )
54 )
55
56 ;-----
57 ; Geometry creation (simplified 2D top view)
58 ;-----
59 procedure(createFinFETGeometry(cv fins gateLength rules)
60   let((x)

```

```

61
62 ; Create fins
63 foreach(x fins
64     dbCreateRect(
65         cv "FIN"
66         list(
67             x:0
68             x + rules->finWidth : rules->finHeight
69         )
70     )
71 )
72
73 ; Create gate stripe
74 dbCreateRect(
75     cv "POLY"
76     list(
77         -rules->gatePitch/2 : rules->finHeight/2
78         (last(fins) + rules->finPitch)
79         : rules->finHeight/2 + gateLength
80     )
81 )
82 )
83 )
84
85 ;-----
86 ; Top-level PCell definition
87 ;-----
88 pcDefinePCell(
89     list(ddGetObj("ReferenceLib") "finfet_pcell" "layout")
90
91     (
92         (deviceType "NMOS")
93         (nFin 3)
94         (gateLength 0.016)
95         (pcmMode nil)
96     )
97
98     let((cv rules fins)
99
100         cv = pcCellView
101         rules = loadTechRules(cv)
102
103         checkDFMConstraints(nFin gateLength pcmMode rules)
104         fins = generateFinGrid(nFin rules->finPitch)
105
106         createFinFETGeometry(cv fins gateLength rules)
107     )
108 )
109

```