

Solver: Sun ZhiHao

Email Address: ZSUN005@e.ntu.edu.sg

1-(a)

	a	b	c	d	f
	0	0	0	0	1
	0	0	0	1	1
	0	0	1	0	0
	0	0	1	1	0
	0	1	0	0	1
	0	1	0	1	1
	0	1	1	0	0
	0	1	1	1	0
	1	0	0	0	0
	1	0	0	1	0
	1	0	1	0	0
	1	0	1	1	1
	1	1	0	0	0
	1	1	0	1	1
	1	1	1	0	1
	1	1	1	1	1

The LUT is CC17

(b) The routing fabric on FPGAs is a mix of wire lengths and segments to help ~~improve~~ improve performance.

(c) (i) always (a) \*

$$\text{arf}(4,4) + \text{bsf}(4,4) = \text{sumf}(5,4)$$

$$\text{sumf}(5,4) * \text{cgf}(2,5) = \text{prodf}(7,9)$$

```

(ii) module mod test (input signed [7:0] arf, bsf, No
               input signed [6:0] cgf,
               output signed [8:0] sumf,
               output signed [15:0] prodf);

    always @*
    begin
        sumf = arf + bsf;
        prodf = sumf * cgf;
    end
endmodule

```

```

(iii) module test mod
      module test_mod ();
          reg arf,
          reg [7:0] arf, bsf;
          reg [6:0] cgf;
          wire [8:0] sumf;
          wire [15:0] prodf;
          always #5 clk = ~clk;
          mod M (.arf(arf), .bsf(bsf), .cgf(cgf),
                .sumf(sumf), .prodf(prodf));

          initial begin
              arf = 8'b 00101011, bsf = 8'b 00010100,
              cgf = 7'b 01011101;
              #10 arf = 8'b 11111100, bsf = 8'b 00100101,
              cgf = 7'b 0110100;
              #10 arf = 8'b 10010011, bsf = 8'b 01000111,
              cgf = 7'b 0000111; $finish;
          end
      endmodule

```

(iv)

sum f [0] 3.9375 2.0625 - 2.38

prod f [0] -4.3066 3.35156 -0.520625

2. (a) always @ \* begin

result\_re = x\_re \* y\_re - x\_im \* y\_im

result\_im = x\_re \* y\_im + x\_im \* y\_re

end

(b) module test2 (input rst, clk,

input [15:0] x\_re, y\_re, x\_im, y\_im

output [31:0] result\_re, result\_im)

reg [15:0] x\_re\_mid, x\_im\_mid,

reg [31:0] x\_re\_y\_re, x\_im\_y\_im, x\_re\_y\_im, x\_im\_y\_re;

always @ posedge (clk) begin

x\_re\_y\_re <= x\_re \* y\_re;

x\_im\_y\_im <= x\_im \* y\_im;

x\_re\_y\_im <= x\_re \* y\_im;


x\_im\_y\_re <= x\_im \* y\_re;

result\_re <= x\_re\_y\_re - x\_im\_y\_im;

result\_im <= x\_re\_y\_im + x\_im\_y\_re;

end

endmodule



(d) For Q2(a) The frequency is  $\frac{1}{0.5ns + 3ns + 1ns} = 222.22$  MHz  
The latency is  $4.5ns$   
For Q2(b) The frequency is  $\frac{1}{3 + 0.5ns} = 285.71$  MHz  
The latency is  $7ns$ .

(e) assign regLtrim = result\_re [31:16];

3. (a). To implement the instruction, two modifications are needed.


1. between ID/EX register and S2 MUX, on the path of Read Data 1, one more line extends all the way to S1. S1 input signal increases to 26.
2. After IF/ID register, the P[plus] value extends through ID/EX, EX/Mem to S3. S3 increases to 2 bits controls.

PQ

(a)	00	<sup>01</sup> PQ	11	10	Z
A	<u>A</u>	H	—	B	0
B	A	<del>C</del>	C	<u>B</u>	0
C	—	E	<u>C</u>	F	1
D	—	H	<u>D</u>	B	0
E	G	<u>E</u>	D	—	0
F	G	—	C	F	1
G	<u>G</u>	E	—	F	1
H	A	<u>H</u>	D	—	0

(ABDEH)(CFG)

(AB)(AD)(AH)(DH)(CF)(CG)(FG)



Reduce to 3 states


	00	01	11	10	Z
A	<u>A</u>	<u>A</u>	<u>A</u>	B	0
B	A	—	C	<u>B</u>	0
C	<u>C</u>	E	<u>C</u>	<u>C</u>	1
E	C	<u>E</u>	A	—	0

(b) Firstly, ~~beg~~ beg \$1, \$5, Loop 2  
judges the condition in the ID stage.  
Even with data forwarding, the input \$5 value is still not updated.

Secondly, add \$4, \$1, before the beg \$3, \$4, Loop 1,  
faces similar problem. data forwarding cannot help the ID stage judgement of beg instruction.

(c) The block RAM has two more parity bits to use, increase the 16 bits ISA to 18 bits ~~in the~~ instruction.

4. (a)



(Q (b) (i))

Date

No.

A/00 — C/01

| |

D/10 — B/11

The table changes to

Present State	PQ = 00	01	11	10	$Z_2 Z_1$
A	A	A	D	C	00
B	B	C	B	D	01
C	A	A	B	C	10
D	B	D	D	A	11

$Y_2 Y_1$					
(ii) Present State	PQ = 00	01	11	10	$Z_2 Z_1$
00	00	00	10	11	00
01	01	00	01	10	01
11	00	--	01	11	10
10	01	10	10	11	11

$$Z_1 = Y_2 \text{ xor } Y_1$$

$$Z_2 = Y_2$$

$$Y_2^+ = PQ' + Y_2' Y_1' P + Y_2 Y_1' Q + Y_2 Y_1' P$$

$$Y_1^+ = Y_2' Y_1' P' Q' + Y_2 Y_1' Q' + PQ' (Y_2 + Y_1') + Y_1' PQ + Y_2 Y_1' P$$