CE2003 Digital Systems Design 17/18 Sem 2 Solutions

1a)

Synthesis: Behavioural description will be translated into hardware blocks, logic will be minimized, hardware structures such as multiplexers and memories are identified by the tool. Netlist, a representation using basic logic blocks will be produced.

Mapping: Netlist is mapped. Combinational logic is converted into LUTs, Synchronous components are mapped to registers inside CLBs, Memories are mapped to Block RAMs.

Place and Route: The mapped netlist will be assigned to locations on the FPGA/tool, connections will be set up between blocks. This process will be repeated internally to optimize timing/performance.


```
b) (i) C_3 = g_2 \mid p_2 \& C_2

= g_2 \mid p_2 \& (g_1 \mid p_1 \& C_1)


= g_2 \mid p_2 \& (g_1 \mid p_1 \& (g_0 \mid p_0 \& C_0))

= g_2 \mid p_2 \& (g_1 \mid p_1 \& g_0 \mid p_1 \& p_0 \& C_0)

= g_2 \mid p_2 \& g_1 \mid p_2 \& p_1 \& g_0 \mid p_2 \& p_1 \& p_0 \& C_0
```



(iii) In a CLA, unlike standard ripple adder, carry out bits are determined by the inputs, then, each section of addition does not need to wait for the previous section to finish computation to propagate a carry bit. This will be very efficient when computing large numbers. Not applicable to FPGA because it uses hard blocks for logic implementation.



```
always @ (posedge clk) begin
```

if (rst) begin

**

**

end else begin

end

end

c) (i)

Original Cct:

$$Max Freq = 1 / 5ns = 200 Mhz$$

Mod cct:

Max Freq =
$$1 / 3ns = 333.3 Mhz$$

(ii) Latency of Mod cct: 3 clock cycles, 9ns

(iii)
$$T_{min} = 0.6ns + 0.3ns + 0.1ns + 3ns = 4ns$$

 $Max Freq = 1 / 4ns = 250 Mhz$

ab:
$$(3 \text{ int. } 9 \text{ frac}) + (3 \text{ int. } 9 \text{ frac}) + 1 \text{ int for overflow}$$

4 int . 9 frac

9 int . 16 frac

abc + d3: (9 int . 16 frac) + 1 int for overflow (since d3 is suitably aligned)

10 int . 16 frac

Keep 16 bits: 10 int . 6 frac

Range =
$$-2^{10-1}$$
 to $2^{10-1} - 2^{-6}$

= -512 to 511.984

e) The DSP block because it supports cumulative operation at high speed and saves space for other computational blocks.

3a)

first bgt:
$$$1 = #0; $3 = #0; $2 = #0$$

second bgt:
$$$1 = #0; $3 = #0; $2 = #1$$

third bgt:
$$$1 = #0; $3 = #0; $2 = #3$$

fourth bgt: \$1 = #0; \$3 = #1; \$2 = #7

$$$1 = #1; $3 = #4; $2 = #7;$$

bgt was executed 4 times

b)

first bgt:
$$$1 = #0; $3 = #0; $2 = #0$$

second bgt:
$$$1 = #0; $3 = #0; $2 = #1$$

third bgt:
$$$1 = #0; $3 = #1; $2 = #3$$

IIi: \$3 = #4

$$$1 = #1; $3 = #4; $2 = #7$$

bgt was executed 3 times

$$4a) y_1^+ = y_1 \cdot \overline{w_2} + w_1 \cdot \overline{w_2} + y_2 \cdot y_1 \cdot \overline{w_1} y_2^+ = w_2 + y_2 \cdot w_1 + y_1 \cdot \overline{w_1}$$
 $z = b_1$


fur bit			11	
hahi	00	01	包	10
00	U		0	0
01	/1	1	O	0
10		D	υ	(1
10	U	(1)	O	O
41				

bab, Present	ing	at State nt: W2W1 Ol	62 + 6, 1	10	2
State	00	01	10	10	0
01	11	01	0	10	0
	11	[1	10	П	1
10	00	1	10	10	
			,	1 1	

for but					
bah hahi	00	01	11	10	
00	0	0	/1	1	Cods
01		0	1		State
11			1		
10	O	1			

We can see that not all phine implicands are included for but.


Hence, a Static hozord. (As pectan) who boux was not covered as first.)



Unworsed state change, of hami hozard.

46) Bosically reality of hozords found.


(DO hote that trying to recently the state hozord first will/might grease another hozord, hence determine the hozord free exception table first)



We	per:				
	inght	-: WZWI			1.404
lesent bote	00	01	11	10	ohrgh
2 b1	b2b1+	りなりょ	by bt	bth, t	
	20	01	10	10	0
00	1	01	00	00	0
\circ	1 1 1				

*

then, for b2+:



(include ALL Phre implicands)