CSEC 17th - Past Year Paper Solution 2016-2017 Sem1 CE/CZ1005 - Digital Logic

Solver: Cai Lingzhi

Email Address: LCAI004@e.ntu.edu.sg

1 (a) (i).

For Hex value "CD",

Hex	Binary
С	1100
D	1101

The 8-bit data should be expressed as the following, while the parity bit being the leftmost bit.

	1	1	0	0	1	1	0	1
parity	С					[)	

Since there are 5 "1"s in the 8-bit data, the value of the parity bit should be "0".

)	1	1	0	0	1	1	0	1
par	ity	С					[)	

ANS:

|--|

(ii).

ANS:

The receiver has received the data #111001001", which, obviously, is incorrect comparing to the answer we have in the first part of the question.

Data Received:

1	1	1	0	0	1	0	0	1
parity		С				9)	

However, the receiver will NOT be able to detect the error using the parity method. Since there are 4 "1"s in the data, the parity bit should be "1", and the received data is apparently correct.

1 (b) (i).

ANS:

The unsigned decimal value 31.26 = 31 + 0.26.

2	31		_		A
2	15			. 1	
2	7			.1	1
2	3	.,,.,		,1	
2	1	4447		. 1	
2	0			. 1	

- $31.26_{(10)} \approx 11111.0100001_{(2)}$ (12 significant bits)

(ii).

ANS:

 \sim A 18-digit decimal integer can represent a number with the maximum value of 10^{18} .

$$[\log_2 10^{18}] = 60,$$

i.e., the minimum integer that is greater or equal than $(\log_2 10^{18})$ is 60,

... The minimum number of bits required to represent an unsigned 18-digit decimal number is 60.

```
1 (c).
```

$$F = [(x'y') + (wyz)']' + (wz+x)(w'+y'+xz)'$$

$$= [(x'y')' (wyz)''] + (wz+x) [w''y''(xz)']$$

=
$$[(x+y) (wyz)] + (wz+x)[wy(x'+z')]$$

$$= (wxyz + wyz) + (wz+x)[wx'y + wyz']$$

=
$$(wxyz + wyz) + (wx'yz + wyzz' + wxyz')$$
 // $(wxyz + wyzz' + wxyz')$ // $(wxyz + wyzz' + wxyz')$

= wxyz + wyz + wx'yz + wxyz'

$$= (wxyz + wx'yz) + (wxyz + wxyz') + wyz // A = A + A$$

= wyz + wxy + wyz

= wxy + wyz



Signal ,	Qs .	50s	100s	150s	200s	250s	300s
RESET*							
EN					: 		
AIN*							
XOUT*			-ce 14:			1 -	
*					1 200-	2500	300s
Signal	Os	50s	100s	150s	200s	250s	3

2 (a).

/*As the invigilator illustrated, the destination "Local cities" is NOT considered as "export destination in Asia".*/

Let the BCD-input be a₃, a₂, a₁, a₀. We can draw the truth table.

MSB	BCD	Output
	a ₃ , a ₂ , a ₁ , a ₀	
0	`0000	0
1	0001	0
2	70010	1
3	T0011	1
4	0100	1
5	0101	0
6	0110	0
7	0111	1
8	1000	1
9	1001	0

ANS: (SOm)
$$Z = m2 + m3 + m4 + m7 + m8$$

= $a_3'a_2'a_1a_0' + a_3'a_2'a_1a_0 + a_3'a_2a_1'a_0' + a_3'a_2a_1a_0 + a_3a_2'a_1'a_0'$

ANS: (POM)
$$Z = M0 \cdot M1 \cdot M5 \cdot M6 \cdot M9$$

= $(a_3+a_2+a_1+a_0) \cdot (a_3+a_2+a_1+a_0') \cdot (a_3+a_2'+a_1+a_0') \cdot (a_3+a_2'+a_1'+a_0) \cdot (a_3'+a_2+a_1+a_0')$

(iii).

ANS:

The K-map is drawn as below:

a ₁ a ₀ a ₃ a ₂	00	01	11	10
00	0	0	1	1
01	1	0	1	0
11	Χ	Х	Х	Х
10	1	0	Х	Х

// X: Don't Care

which can be expressed as:

a ₁ a ₀	00	01	11	10
00	0	0	1	1
01	1	0	1	0
11	Х	Х	Х	Χ
10	1	0	X	Х

a₁a₀

a ₁ a ₀	00	01	11	10
00	0	0	1	1
01	1	0	1	0
11	Χ	Х	Χ	Х
10	1	0	Х	X
	3000	- /		SEASON.

a₃a₀′

a ₁ a ₀	00	01	11	10
00	0	0	1	1
01	1	0	1	0
11	Х	Х	Х	Х
10	1	0	Х	Х
	- /	- /-		

a3'a2'a1

00	01	11	10
0	0	1	1
1	0	1	0
X	Х	Χ	X
1	0	Х	Х
		0 0 1 0 X X	0 0 1 1 0 1 X X X

a2a1'a0'

// It's okay to draw all the loops in one diagram.

: (SOP) $Z = a_1a_0 + a_3a_0' + a_3'a_2'a_1 + a_2a_1'a_0'$

2 (b) (i).

ANS: Component U is a tristate inverter and component V is a tristate buffer.

(ii).

ANS: The input E1 and E2 are the enable input of the transistors, which can control whether the current will be able to flow through U and V.

(iii).

ANS: If both E1 and E2 are logic 1, i.e. both U and V are enabled, signal A and B will be both connected to the output, and the outcome will be uncertain. The excessive voltage from two input may also cause damage to the output.

(iv).

ANS:

E1	E2	F				
0	0	Z				
0	1	В				
1	0	Α				

Z denotes to high-impedance state.

2 (c) (i).

$$Y = 0xB5$$

$$= 1011 \ 0101_{2}$$

$$= -(0100 \ 1011_{2})$$

$$= -(2^{6} + 2^{3} + 2^{1} + 2^{0})$$

$$= -75_{10}$$

ANS: X = 99; Y = -75.

(ii).

ANS: X+Y: 3

There is NO overflow here.

(iii).

ANS:

$$Y - Y = 0100 \ 1011_2$$

$$\therefore X - Y = X + (-Y)$$
:

There is overflow here.

3 (a) (i)

ANS: The circuit can be used as an oscillator, and generates a signal for every 7ns when enabled.

(ii)

CSEC 17th - Past Year Paper Solution 2016-2017 Sem1 CE/CZ1005 — Digital Logic

```
T = 5 \times 1 \text{ns} + 2 \text{ns} = 7 \text{ns} = 7 \times 10^{-9} s

f = 1/T

= 1/7 \times 10^{-9} s


= 1.429 \times 10^8 \ Hz

ANS: The frequency of the circuit is 1.429 \times 10^8 \ Hz.
```

```
(iii)
                                          ANS (2):
ANS (1):
                                          module Q3a_2 (input enable,
module Q3a 1 (input enable,
              output Op);
                                                       output Op);
and (w1, Op, enable);
                                          assign w1 = Op & enable;
not (w2, w1);
                                          assign w2 = \sim w1;
not (w3, w2);
                                          assign w3 = \sim w2;
                                          assign w4 = \sim w3;
not (w4, w3);
not (w5, w4);
                                          assign w5 = \sim w4;
not (0p, w5);
                                          assign Op = \sim w5;
endmodule
                                          endmodule
```

3 (b) (i). /*This question is a bit tricky haha.*/

A 4x1 multiplexer looks like this. There are six inputs in total, and one output.



//Source:

http://4.bp.blogspot.com/-UvZjpzlaIrM/Up67_IgX2YI/AAAAAAAAA2c/WAmBs NsT5pk/s1600/BLOCK+DIAGRAM+OF+4X1+MUX+O R+MULTIPLEXER.PNG

ANS:


Firstly we draw the truth table of F:

а	b	С	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1
	0 0 0 0 1 1	0 0 0 0 0 1 0 1 0 1 0 1 1 0 1	0 0 0 0 0 0 0 1 0 0 1 1 1 1 0 0 1 1 1 1

Which can be simplified as	Which	can	be	simp	lified	as:
----------------------------	-------	-----	----	------	--------	-----

а	ь	С	F
0	0	0	1
		1	1
0	1	0	1
		1	0
1	0	0	0
		1	1
1	1	0	0
		1	1

From the truth table, we can find out that if we use a and b as select inputs, the mux should be connected as following:



endmodule

```
(ii). ANS:
module Q3b (input a,b,c,
    output reg F);
reg [1:0] sel;
assign sel = \{a,b\}; // make sel a 2-bit register with MSB being a, and LSB being
b.
 always @*
 begin
       case(sel)
             2^{\circ}b00 : F = 1;
              2'b01 : F = ~c;
              2'b10 : F = c;
              2'b11 : F = c;
             default : F = 0;  // Not required in the question though...
       endcase
 end
```

4 (a).

ANS:


"For combinational always blocks, we always use a blocking assignment (=), and order matters. For synchronous always blocks, we always use non-blocking assignments (<=), and order does not matter."

The blocking assignment will create and connect logic gates and wires, and the assignment is permanent; while "the non-blocking assignment results in a register."

//Quote from the lecture notes.

(b) (i).

ANS:



```
(11).
```

always @*

```
begin
                  // make default setting
      nst = st;
      case (st)
            s3:
                  if (D) nst = s3;
                  else if (D') nst = s4;
            s4:
                  if (D) nst = s3;
                  else if (D') nst = s5;
           s5:
                  if (D) nst = s4;
                  else if (D') nst = s6;
            s6:
                  if (D) nst = s5;
                  else if (D') nst = s7;
            s7:
                  if (D) nst = s6;
                  else if (D') nst = s8;
            s8:
                  if (D) nst = s7;
                  else if (D') nst = s9;
            s9:
                  if (D) nst = s8;
                  else if (D') nst = s10;
            s10:
                  if (D) nst = s9;
                  else if (D') nst = s11;
            s11:
                  if (D) nst = s10;
                  else if (D') nst = s11;
      endcase
end
endmodule
```

/*This is the most straightforward coding. Nevertheless, since it is the very last question in the exam, most people would probably just come up with solutions like this due to time limit haha.*/

CSEC 17th - Past Year Paper Solution 2016-2017 Sem1 CE/CZ1005 - Digital Logic

4 (c).

The FSM starts at state A.

Inputs	1	1	L	0		0	0		1		0		0		0		1		1	
State		A	A		В	1	2	D		A		В		С		D	Î	Α		Α
Output		0	0		0	()	1		0		0		0		1		0		0

ANS:

The output sequence should be 0,0,0,0,1,0,0,0,1,0,0.

All the best for your final exam~