
addr[15:0]
din[15:0]
clk
u_mem_weight
addra[11:0]
addrb[11:0]
clka
clkb
dina[127:0]
ena
enb
wea
doutb[127:0]
blk_mem_weight_buffer_128b_3072
u_mem_input
addra[10:0]
addrb[10:0]
clka
clkb
dina[127:0]
ena
enb
wea
doutb[127:0]
blk_mem_input_buffer_128b_1568
rst
start
u_Pointwise_Conv
clk
rst
start
w_mem_dout[127:0]
x_mem_dout[127:0]
done
out_data[127:0]
out_pos[127:0]
out_valid[7:0]
w_rd_addr[15:0]
w_rd_en
x_rd_addr[15:0]
x_rd_en
Pointwise_Conv
done
out_data[255:0]
out_pos[127:0]
out_valid[7:0]