
u_Pointwise_Conv
u_Skew_Regs
clk
din[127:0]
rst
dout[127:0]
Skew_Regs
done
load_mode_d_reg
CLR
C
D
Q
RTL_REG_ASYNC
en_d_reg
u_SystolicArray
en
load_mode
psum_out[255:0]
w_in[127:0]
x_in[127:0]
SystolicArray
u_Accum_Buffer
calc_cyc_cnt[15:0]
first_ch_tile
last_ch_tile
psum_in[255:0]
valid[7:0]
out_acc[255:0]
out_pos[127:0]
out_valid[7:0]
out_data[255:0]
Accum_Buffer
start
w_mem_dout[127:0]
x_mem_dout[127:0]
u_Ctrl_FSM
ch_tile_cnt[15:0]
done
filter_tile_cnt[15:0]
load_cnt[15:0]
Ctrl_FSM
x_rd_en0_i
I0[15:0]
I1[15:0]
RTL_LT
x_rd_en_i
I0
I1
O
RTL_AND
w_rd_addr2_i
I0[15:0]
I1[3:0]
Q[15:0]
RTL_MULT
w_rd_addr1_i
RTL_ADD
x_rd_addr_i
w_rd_addr[15:0]
w_rd_en
x_rd_addr[15:0]
x_rd_en
x_rd_addr0_i
w_rd_addr0_i
Pointwise_Conv