

RZ/A2M Group

Video Utility

R01AN4476EJ0101 Rev.1.01 Dec. 28, 2018

Introduction

This document describes the functional specification of Renesas Video Application Interface (RVAPI) for a RZ/A series RZ/A2M group MCU.

Target Device

RZ/A2M

Contents

1.	S	Specifications	4
2	_		_
2.	·	Operating environment	
3.	R	Reference Application Notes	7
4.	L	lardware Description	g
	1	•	
٠.	•	List of Filis That are osed	
5.	S	Software Description	9
5.	1	Functions	9
6.	F	Function Reference (VDC)	11
6.	1	R_RVAPI_InitializeVDC	11
6.	2	R_RVAPI_TerminateVDC	15
6.	3	R_RVAPI_DispControlVDC	16
6.	4	R_RVAPI_GraphCreateSurfaceVDC	19
6.	5	R_RVAPI_GraphChangeSurfaceVDC	23
6.	6	R_RVAPI_GraphChangeSurfaceConfigVDC	24
6.	7	R_RVAPI_GraphDestroySurfaceVDC	27
6.	8	R_RVAPI_DispPortSettingVDC	28
6.	9	R_RVAPI_VideoControlVDC	29
6.	10	R_RVAPI_VideoCreateSurfaceVDC	32
6.	11	R_RVAPI_VideoCreateSurfaceIMRLS2	32
6.	12	R_RVAPI_VideoDestroySurfaceVDC	39
6.	13	R_RVAPI_VideoPortSettingVDC	40
6.	14	R_RVAPI_InterruptEnableVDC	41
6.	15	R_RVAPI_InterruptDisableVDC	43
6.	16	R_RVAPI_AlphablendingRectVDC	44
6.	17	R_RVAPI_ChromakeyVDC	45
6.	18	R_RVAPI_DispCalibrationVDC	46
6.	19	R_RVAPI_DispGammaVDC	49
6.	20	R_RVAPI_VideoCalibrationVDC	50
6.	21	R_RVAPI_VideoSharpnessLtiVDC	52
6.	22	R_RVAPI_AlphablendingVDC	56
7.	F	Function Reference(CEU)	57
7.	1	R_RVAPI_InitializeCEU	57
7.	2	R_RVAPI_TerminateCEU	
7.	3	R_RVAPI_PortSettingCEU	58
7.	4	R_RVAPI_OpenCEU	59
7.	5	R RVAPI CaptureStartCEU	65

7.6	R_RVAPI_CaptureStopCEU	66
7.7	R_RVAPI_InterruptEnableCEU	67
8. F	Function Reference(MIPI)	68
8.1	R_RVAPI_InitializeMIPI	68
8.2	R_RVAPI_TerminateMIPI	68
8.3	R_RVAPI_OpenMIPI	69
8.4	R_RVAPI_InterruptEnableMIPI	71
8.5	R_RVAPI_SetupMIPI	74
8.6	R_RVAPI_SetBufferMIPI	79
8.7	R_RVAPI_CaptureStartMIPI	79
8.8	R_RVAPI_CaptureStopMIPI	80
9. F	Function Reference (SPEA)	82
9.1	R_RVAPI_GraphCreateSurfaceSPEA	82
9.2	R_RVAPI_WindowOffsetSPEA	83
9.3	R_RVAPI_SetWindowSPEA	84
9.4	R_RVAPI_WindowUpdateSPEA	85
9.5	R_RVAPI_GraphCreateSurfaceRLE	86
0.6	P. DVADI. SotWindowPI E	97

1. Specifications

RVAPI realizes control of display and video input using the drivers for video display controller (VDC), capture engine unit (CEU), MIPI and video input module (VIN) installed in RZ/A2M. RVAPI can also be used as a reference example for each driver control.

Table 1-1 shows the peripheral functions to be used and their uses

Table 1-1 Peripheral Functions Used by RVAPI and Their Uses

Peripheral Function	Use	
RZ/A2M-embedded VDC control	Display and video input control	
	Display and image quality adjustment	
RZ/A2M embedded CEU control	CMOS camera video input control	
RZ/A2M embedded MIPI control	MIPI camera video input control	




Figure 1.1 Operation check conditions

2. Operating environment

The sample code of this application note supports following environment.

Table 2.1 Peripheral device used(1/2)

Peripheral device	Usage
Microcomputer used	RZ/A2M
Operating frequency[MHz] (Note)	CPU Clock (Ιφ) : 528MHz
	Image processing clock (Gφ): 264MHz
	Internal Bus Clock (Βφ) : 132MHz
	Peripheral Clock 1 (P1φ) : 66MHz
	Peripheral Clock 0 (P0φ) : 33MHz
	QSPI0_SPCLK: 66MHz
	CKIO: 132MHz
Operating voltage	Power supply voltage (I/O): 3.3 V
	Power supply voltage
	(either 1.8V or 3.3V I/O (PVcc SPI)) : 3.3V
	Power supply voltage (internal): 1.2 V
Integrated development environment	e2 studio V7.3.0
C compiler	"GNU Arm Embedded Tool chain 6-2017-q2-
•	update"
	compiler options(except directory path)
	Release:
	-mcpu=cortex-a9 -march=armv7-a
	-marm -mthumb-interwork -mlittle-endian
	-mfloat-abi=hard -mfpu=neon
	-mno-unaligned-access -Os -ffunction-sections
	-fdata-sections -Wunused -Wuninitialized -Wall
	-Wextra -Wmissing-declarations -Wconversion
	-Wpointer-arith -Wpadded -Wshadow -Wlogical-op
	-Waggregate-return -Wfloat-equal
	-Wnull-dereference -Wmaybe-uninitialized
	-Wstack-usage=100 -fabi-version=0
	Hardware Debug:
	-mcpu=cortex-a9 -march=armv7-a -marm
	-mthumb-interwork -mlittle-endian -mfloat-abi=hard
	-mfpu=neon -mno-unaligned-access -Og
	-ffunction-sections -fdata-sections -Wunused
	-Wuninitialized -Wall -Wextra
	-Wmissing-declarations -Wconversion
	-Wpointer-arith -Wpadded -Wshadow
	-Wlogical-op -Waggregate-return
	-Wilogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference
	-Wmaybe-uninitialized -g3 -Wstack-usage=100
	-fabi-version=0
	-iabi-version=u

Note: The operating frequency used in clock mode 1 (Clock input of 24MHz from EXTAL pin)

Table 2.2 Peripheral device used(2/2)

Operation mode	Boot mode 3
	(Serial Flash boot 3.3V)
Terminal software communication settings	Communication speed: 115200bps
	Data length: 8 bits
	Parity: None
	Stop bits: 1 bit
	Flow control: None
Board to be used	RZ/A2M CPU board RTK7921053C00000BE
	RZ/A2M SUB board RTK79210XXB00000BE
Device (functionality to be used on the board)	Serial flash memory allocated to SPI multi-I/O bus space (channel 0)
	Manufacturer : Macronix Inc.
	Model Name: MX25L51245GXD
	RL78/G1C (This device communications the host
	PC by convert USB Communication and Serial
	Communication.)
	LED1

3. **Reference Application Notes**

Summaries of the related documents follow.

• RZ/A2M Group Capture Engine Unit Sample Driver(R01AN4474) This document describes the functional specifications of CEU driver.

- RZ/A2M Group Video Display Controller and Sprite Engine Sample Driver(R01AN4475) This document describes the functional specifications of VDC and SPE driver.
- RZ/A2M Group MIPI Driver(R01AN448) This document describes the functional specifications of MIPI driver.

4. Hardware Description

Please refer to the manual of RZ / A2M evaluation board for hardware configuration.

4.1 List of Pins That are Used

Table 4-1 lists the pins to be used and describes their functionalities.

Table 4-1 Pins to Be Used and Their Functions (Note)

Pin Name	Input/ Output	Description	RZ / A2M evaluation board connection	
DV0_CLK	Input	External input clock	NC	
DV0_VSYNC	Input	External input Vsync	NC	
DV0_HSYNC	Input	External input Hsync	NC	
DV0_DATA23 to 0	Input	External input video image data	NC	
LCD0_CLK	Output	Panel clock	PJ_6	
LCD0_DATA23 to 0	Output	Video image data for panel	PB_5-0, PA_7-0, P8_0, PF_7-0, PH_2	
LCD0_TCON6 to 0	Output	Control signal for panel	PC_3(TCON4), PC_4(TCON3), P7_7(TCON0)	
LCD0_EXTCLK	Output	Panel clock source	PJ_6	
TXCLKOUTM/P	Output	LVDS clock output pins	P4_7, P4_6	
TXOUT2M/P	Output	LVDS data output pins	P6_1	
TXOUT1M/P	Output	LVDS data output pins	P6_2	
TXOUT0M/P	Output	LVDS data output pins	P6_3	
VIO_D7 to 0	Input	CEU data bus	PJ_6	
VIO_CLK	Input	CEU clock	PB_5-0, PA_7-0, P8_0, PF_7-0, PH_2	
VIO_VD	Input	CEU vertical sync	PC_3(TCON4), PC_4(TCON3), P7_7(TCON0)	
VIO_HD	Input	CEU horizontal sync	PJ_6	
VIO_FLD	Input	Field signal	NC	
CSI_DATA0P	Input	Differential positive receiving data input on CSI2 lane 0	Designated pin	
CSI_DATA0N	Input	Differential negative receiving data input on CSI2 lane 0	Designated pin	
CSI_DATA1P	Input	Differential positive receiving data input on CSI2 lane 1	Designated pin	
CSI_DATA1N Input		Differential negative receiving data input on CSI2 lane 1	Designated pin	
CSI_CLKP	Input	Differential positive reception input on CSI2 clock lane	Designated pin	
CSI_CLKN	Input	Differential negative reception input on CSI2 clock lane	Designated pin	

Note: Refer to the specifications for the individual evaluation board for details.

5. Software Description

5.1 Functions

Table 5-1 gives a list of RVAPI functions. The list also contains the functions that need configuration when providing "display only," "video input only," or "video input and display" functions.

Table 5-1 List of Functions

Display only	Video Input	Video Display	Function Name	Section No.	Outline
VDC video	input disp				
Required	Required	Required	R_RVAPI_InitializeVDC	6.1	VDC initialization clock setup
-	-	-	R_RVAPI_TerminateVDC	6.2	VDC termination setup
Required	-	Required	R_RVAPI_DispControlVDC	6.3	Display output setup
Required	-	-	R_RVAPI_GraphCreateSurfaceVDC	6.4	Display area generation
-	-	-	R_RVAPI_GraphChangeSurfaceVDC	6.5	Display buffer address change
-	-	-	R_RVAPI_GraphChangeSurfaceConfigVDC	6.6	Changing the config of data read processing.
-	-	-	R_RVAPI_GraphDestroySurfaceVDC	6.7	Display area disposal
Required	-	Required	R_RVAPI_DispPortSettingVDC	6.8	Display output pin setup
-	Required	Required	R_RVAPI_VideoControlVDC	6.9	Video input setup
-	Required	Required	R_RVAPI_VideoCreateSurfaceVDC	6.10	Video and display area generation
			R_RVAPI_VideoCreateSurface	6.11	Generate image display area for
			R_RVAPI_VideoCreateSurfaceIMRLS2		IMR-LS2
-		-	R_RVAPI_VideoDestroySurfaceVDC	6.12	Video and display area cancellation
-	Required	Required	R_RVAPI_VideoPortSettingVDC	6.13	Video input pin setup
-	-	-	R_RVAPI_InterruptEnableVDC	6.14	VDC interrupt enable setup
-	-	-	R_RVAPI_InterruptDisableVDC	6.15	VDC interrupt disable setup
-	-	-	R_RVAPI_AlphablendingRectVDC	6.16	Rectangle alpha blend
			R_RVAPI_ChromakeyVDC	6.17	Transparency using chroma key
VDC imag	e quality ad	<u>justment fu</u>	<u>nction</u>		
-	-	-	R_RVAPI_DispCalibrationVDC	6.18	Screen output calibration processing
-	-	-	R_RVAPI_DispGammaVDC	6.19	Gamma calibration setup
-	-	-	R_RVAPI_VideoCalibrationVDC	6.20	Color matrix setup
-	-	-	R_RVAPI_VideoSharpnessLtiVDC	6.21	Image enhancement processing
-	-	-	R_RVAPI_AlphablendingVDC	6.22	1bit alpha blending setup
CEU video	input func	tions (Note	<u>1)</u>		
-	Required	Required	R_RVAPI_InitializeCEU	7.1	CEU initialization setup
-	-	-	R_RVAPI_TerminateCEU	7.2	CEU termination setup
-	Required	Required	R_RVAPI_PortSettingCEU	7.3	Video input pin setup
-	Required	Required	R_RVAPI_OpenCEU	7.4	Image capturing setup
-	Required	Required	R_RVAPI_CaptureStartCEU	7.5	Frame capture start
-	-	-	R_RVAPI_CaptureStopCEU	7.6	Capture stop
-	-	-	R_RVAPI_InterruptEnableCEU	7.7	Interrupt enable setting

Note 1: Setup is required when using CEU for the video inputs.

Display	Video	Video	Function Name	Section	Outline		
only	Input	Display	<u> </u>	No.			
MIPI video	MIPI video input functions (Note 2)						
-	Required	Required	R_RVAPI_InitializeMIPI	8.1	MIPI initialization setup		
-	-	-	R_RVAPI_TerminateMIPI	8.2	MIPI termination setup		
-	Required	Required	R_RVAPI_OpenMIPI	8.3	MIPI capture setup		
-	-	-	R_RVAPI_InterruptEnableMIPI	8.4	Interrupt enable setting		
-	Required	Required	R_RVAPI_SetupMIPI	8.5	VIN capture setup		
	Required	Required	R_RVAPI_SetBufferMIPI	8.6	Capture buffer setting		
-	Required	Required	R_RVAPI_CaptureStartMIPI	8.7	Capture start		
-	-	-	R_RVAPI_CaptureStopMIPI	8.8	Capture stop		
SPEA disp	olay setting	<u>functions</u>					
Required	-	Ξ	R_RVAPI_GraphCreateSurfaceSPEA	9.1	Display area generation(SPEA)		
-	-	-	R_RVAPI_WindowOffsetSPEA	9.2	Setting position of offset for SPEA Window		
Required	-	-	R_RVAPI_SetWindowSPEA	9.3	Setting parameter for SPEA Window		
Required	-	-	R_RVAPI_WindowUpdateSPEA	9.4	SPEA Window parameter update request		
Required	-	-	R_RVAPI_GraphCreateSurfaceRLE	9.5	Display area generation(RLE)		
Required	-	-	R_RVAPI_SetWindowRLE	9.6	Setting and updating RLE parameters		

Note 2: Setup is required when using MIPI for the video inputs.

6. Function Reference (VDC)

6.1 R_RVAPI_InitializeVDC

Synopsis VDC initialization clock setup

Header r_rvapi_vdc.h

R RVAPI Initialize

Declaration vdc_error_t R_RVAPI_InitializeVDC(

const vdc_channel_t ch,

const clock_config_t * const c_cnf);

Arguments [IN] vdc_channel_t ch : VDC channel

• VDC_CHANNEL_0
[IN] clock_config_t * c_cnf : Clock configuration

Return VDC_OK: : Normal termination

value

VDC_ERR_PARAM_CHANNEL: Channel invalid errorVDC_ERR_PARAM_NULL: NULL specification error

VDC_ERR_PARAM_BIT_WIDTH : Bit width error

VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error

VDC_ERR_PARAM_EXCEED_RANGE : Out-of-value-range error
VDC_ERR_PARAM_CONDITION : Unauthorized condition error
VDC_ERR_RESOURCE_LVDS_CLK : LVDS clock resource error

Remarks

(1) Description

VDC can generate the panel clock from various input clocks as the source clocks. This function is used to set up that clock. Since the panel clock is used to control the display device, it is necessary to set up the clock according to the specifications of the display device to be used.

The following driver is used within this function:

• R_VDC_Initialize ()

(2) Parameter details

$(a) \quad \ \, \boldsymbol{clock_config_t}$

The members of the clock_config_t structure are described below.

Type/Member Name	Description
vdc_panel_clksel_t	Selects the panel clock.
panel_clk	 VDC_PANEL_ICKSEL_IMG_DV Frequency-divided clock for video clock (DV_CLK)
	 VDC_PANEL_ICKSEL_EXT_0 Frequency-divided clock for peripheral clock 0 (LCD0_EXTCLK)
	 VDC_PANEL_ICKSEL_PERI Frequency-divided clock for peripheral clock 1 (P1φ)
	 VDC_PANEL_ICKSEL_LVDS: LVDS PLL clock
	 VDC_PANEL_ICKSEL_LVDS_DIV7 Clock generated by dividing frequency of LVDS PLL by 7
vdc_panel_clk_dcdr_t	Specifies the clock frequency division ratio.
panel_clk_div	VDC_PANEL_CLKDIV_1_1: 1/1
	VDC_PANEL_CLKDIV_1_2: 1/2
	VDC_PANEL_CLKDIV_1_3: 1/3
	VDC_PANEL_CLKDIV_1_4: 1/4
	VDC_PANEL_CLKDIV_1_5: 1/5
	VDC_PANEL_CLKDIV_1_6: 1/6
	VDC_PANEL_CLKDIV_1_7: 1/7
	VDC_PANEL_CLKDIV_1_8: 1/8
	VDC_PANEL_CLKDIV_1_9: 1/9
	 VDC_PANEL_CLKDIV_1_12: 1/12
	 VDC_PANEL_CLKDIV_1_16: 1/16
	 VDC_PANEL_CLKDIV_1_24: 1/24
	 VDC_PANEL_CLKDIV_1_32: 1/32
	This parameter is invalid when the panel clock select (panel_icksel) is set to LVDS PLL (VDC_PANEL_ICKSEL_LVDS or VDC_PANEL_ICKSEL_LVDS_DIV7).
const vdc_lvds_t *	LVDS-related parameter
lvds	Specify NULL if this parameter is not required.

(b) The members of the vdc_lvds_t structure are described below.

```
typedef struct
    vdc_lvds_in_clk_sel_t lvds_in_clk_sel;
    vdc_lvds_ndiv_t
                            lvds idiv set;
                                              /* Not use */
                                              /* Not use */
    uint16_t
                            lvdspll_tst;
    vdc_lvds_ndiv_t
                           lvds_odiv_set;
    vdc channel t
                            lvds vdc sel;
    uint16 t
                            lvdspll fd;
                            lvdspll_rd;
    uint16_t
                            lvdspll_od;
                                             /* Not use */
    vdc_lvds_pll_nod_t
} vdc lvds t;
```

Type/Member Name Description vdc_lvds_in_clk_sel_t Selects the frequency divider 1 input lvds_in_clk_sel VDC_LVDS_INCLK_SEL_DV_0: DV0_CLK0 VDC_LVDS_INCLK_SEL_EXT_0: LCD0_EXTCLK VDC_LVDS_INCLK_SEL_PERI: P1φ Specifies the frequency divider 1 division ratio NIDIV(Not use). vdc_lvds_ndiv_t lvds_idiv_set VDC_LVDS_NDIV_1: NIDIV = 1 VDC_LVDS_NDIV_2: NIDIV = 2 VDC_LVDS_NDIV_4: NIDIV = 4 uint16_t Specifies the LVDS PLL internal parameter(Not use). lvdspll_tst vdc lvds ndiv t Specifies the frequency divider 2 division ratio NODIV. VDC_LVDS_NDIV_1: NODIV = 1 lvds_odiv_set VDC_LVDS_NDIV_2: NODIV = 2 VDC_LVDS_NDIV_4: NODIV = 4 vdc_channel_t Selects the LVDS VDC channel. lvds_vdc_sel • VDC CHANNEL 0 Specifies the LVDS PLL feedback ratio NFD. uint16 t $NRD = lvdspll_fd + 1$ lvdspll fd $NFD = lvdspll_fd$ (22 to 62) uint16_t Specifies the LVDS PLL input frequency division ratio NRD. lvdspll rd $NRD = lvdspll_rd + 1$ lvdspll_rd (0 to 7) vdc_lvds_pll_nod_t Specifies the LVDS PLL output frequency division ratio lvdspll_od NOD(Not use). VDC_LVDS_PLL_NOD_1: NOD = 1 VDC_LVDS_PLL_NOD_2: NOD = 2 VDC LVDS PLL NOD 4: NOD = 4 VDC_LVDS_PLL_NOD_8: NOD = 8

(3) Setting up the panel clock

An example of VDC panel clock configuration is shown in Table 6-1. Since the clock generated by the LVDS's PLL can be used for purposes other than LVDS crystal output, the user can generate an arbitrary clock. Examples of VDC panel clock configuration using the LVDS's PLL are shown in Table 6-2.

Table 6-1 Example of Panel Clock Configuration

Member Name	33.0 [MHz]	22.0 [MHz]	
panel_icksel	VDC_LVDS_INCLK_SEL_PERI Periph	neral clock 1 (Ρ1φ) 66.0 [MHz]	
panel_dcdr	VDC_PANEL_CLKDIV_1_2	VDC_PANEL_CLKDIV_1_3	

Note: Peripheral clock 1 (P1 ϕ) is assumed to be 66.0 [MHz].

Table 6-2 Example of Panel Clock Configuration Using LVDS PLL

Member Name	74.25 [MHz]	85.25 [MHz]
panel_icksel	VDC_PANEL_ICKSEL_LVDS	VDC_PANEL_ICKSEL_LVDS
lvds_in_clk_sel	VDC_LVDS_INCLK_SEL_PERI	VDC_LVDS_INCLK_SEL_PERI
lvds_idiv_set	-	-
lvds_odiv_set	VDC_LVDS_NDIV_4	VDC_LVDS_NDIV_4
lvdspll_fd	(27u-1u)	(31u-1u)
lvdspll_rd	(6u-1u)	(6u-1u)
lvdspll_od	-	-

Note: Peripheral clock 1 (P1φ) is assumed to be 66.0 [MHz].

6.2 R_RVAPI_TerminateVDC

R_RVAPI_TerminateVDC

Synopsis VDC termination setup

Header r_rvapi_vdc.h

const vdc_channel_t ch);

Arguments [IN] vdc_channel_t ch : VDC channel

• VDC_CHANNEL_0

Return value VDC OK : Normal termination

VDC_ERR_PARAM_CHANNEL : Channel invalid error

Remarks

(1) Description

This function performs the VDC driver termination processing. It carries out VDC interrupt and panel clock disable processing.

The following driver is used within this function:

• R_VDC_Terminate ()

6.3 R_RVAPI_DispControlVDC

R_RVAPI_DispControlVDC						
Synopsis	Display output setup					
Header	r_rvapi_vdc.h					
Declaration	vdc_error_t R_RVAPI_DispControlVDC(
	const vdc_ch					
		off_t res_vs_sel, fig_t * const q_cnf);				
	const <u>qe_</u> con	rig_c const q_cnr//				
Arguments	[IN] vdc_channel_t ch	: VDC channel • VDC CHANNEL 0				
	[IN] vdc_onoff_t res_vs_sel	 : Selects the vertical sync signal to be output (self-running sync signal). • VDC_OFF (Note 1) The vertical sync video input signal is used as the vertical sync signal for the liquid crystal. • VDC_ON Internally generated self-running vertical sync signal 				
	[IN] qe_config_t * q_cnf	: Display output configuration				
Return value	VDC_OK:	: Normal termination				
	VDC_ERR_PARAM_CHANNEL	: Channel invalid error				
	VDC_ERR_PARAM_NULL	: NULL specification error				
	VDC_ERR_PARAM_BIT_WIDTH	: Bit width error				
	VDC_ERR_PARAM_EXCEED_RANG	<u> </u>				
	VDC_ERR_RESOURCE_CLK	: Clock resource error				
	VDC_ERR_RESOURCE_INPUT	: Input signal resource error				
	VDC_ERR_PARAM_UNDEFINED	: Undefined parameter specification error				
	VDC_ERR_PARAM_CONDITION	: Unauthorized condition error				
	VDC_ERR_RESOURCE_VSYNC	: Vertical sync signal resource error				
Remarks						

Remarks

Note 1: Must not be configured if no video input is present.

(1) Description

This function makes settings with respect to the display output. The user may use, as are, the settings that are generated by the "RZ/A Display Compatible Development Support Tool QE for Display" of the solution tool kit which runs in the integrated development environment e² studio. Visit the Renesas web site for the "RZ/A Display Compatible Development Support Tool QE for Display." A header file generated by the tool contains macro named VDC_xxxx. They are treated as VDC_xxxx in RVAPI header file.

The following drivers are used within this function:

- R_VDC_SyncControl ()
- R_VDC_DisplayOutput ()

(2) Parameter details

(a) qe_config_t

The members of the qe_config_t structure are shown below.

```
typedef struct
    uint16_t
                          vps;
    uint16_t
                          vpw;
    uint16_t
                          vs;
    uint16_t
                          vdp;
    uint16_t
                          hps;
    uint16_t
                          hpw;
    uint16_t
                          hs;
                          hdp;
    uint16_t
    uint16_t
                          vtp;
    uint16_t
                         htp;
    vdc_lcd_tcon_pin_t tcon_vsync;
    vdc_lcd_tcon_pin_t tcon_hsync;
    vdc_lcd_tcon_pin_t tcon_de;
    vdc_sig_pol_t
                         tcon_vsync_inv;
    vdc_sig_pol_t
                         tcon_hsync_inv;
    vdc_sig_pol_t
                         tcon_de_inv;
    uint16_t
                          tcon_half;
    uint16_t
                          tcon_ofset;
    vdc_edge_t
                         lcd_data_out_edge;
    vdc_lcd_outformat_t lcd_outformat;
} qe_config_t;
```




Figure 6-1 Signal Configuration Parameter Diagram

Type/Member Name	Description
uint16_t vps	Vsync pulse start position [in lines]
uint16_t vpw	Vsync pulse width [in lines]
uint16_t vs	Display area vertical start position [in lines]
uint16_t vdp	Vertical display period [in lines]
uint16_t hps	Hsync pulse start position [in clks]
uint16_t hpw	Hsync pulse width [in clks]
uint16_t hs	Display area horizontal start position [in clks]
uint16_t hdp	Horizontal display period [in clks]
uint16_t vtp	Vertical total period [in lines]
uint16_t htp	Horizontal total period [in clks]
vdc_lcd_tcon_pin_t tcon_vsync	LCD TCON output pin select
vdc_lcd_tcon_pin_t tcon_hsync	 VDC_LCD_TCON_PIN_NON (-1): No output
vdc_lcd_tcon_pin_t tcon_de	 VDC_LCD_TCON_PIN_0 (0): LCD_TCON0 is output.
·	 VDC_LCD_TCON_PIN_1 (1): LCD_TCON1 is output.
	 VDC_LCD_TCON_PIN_2 (2): LCD_TCON2 is output.
	 VDC_LCD_TCON_PIN_3 (3): LCD_TCON3 is output.
	 VDC_LCD_TCON_PIN_4 (4): LCD_TCON4 is output.
	 VDC_LCD_TCON_PIN_5 (5): LCD_TCON5 is output.
	 VDC_LCD_TCON_PIN_6 (6): LCD_TCON6 is output.
vdc_sig_pol_t tcon_vsync_inv	Horizontal signal operating reference select
vdc_sig_pol_t tcon_hsync_inv	VDC_LCD_TCON_REFSEL_HSYNC (0):
vdc_sig_pol_t tcon_de_inv	Horizontal sync signal reference
_ 0	VDC_LCD_TCON_REFSEL_OFFSET_H (1):
	Horizontal sync signal reference after offset
uint16_t tcon_half	Specify htp.
uint16_t tcon_ofset	Specify 0.
vdc_edge_t lcd_data_out_edge	LCD_DATA23 to LCD_DATA0 pin output phase control
	 VDC_EDGE_RISING:
	Output on rising edge of LCD_CLK pin signal.
	 VDC_EDGE_FALLING:
	Output on falling edge of LCD_CLK pin signal.
vdc_lcd_outformat_t lcd_outformat	Output format select
	 VDC_LCD_OUTFORMAT_RGB888 (0): RGB888
	 VDC_LCD_OUTFORMAT_RGB666 (1): RGB666
	 VDC_LCD_OUTFORMAT_RGB565 (2): RGB565
	` '

6.4 R_RVAPI_GraphCreateSurfaceVDC

R_RVAPI_GraphCreateSurfaceVDC Synopsis Display area generation Header r_rvapi_vdc.h Declaration vdc_error_t R_RVAPI_GraphCreateSurfaceVDC(const vdc_channel_t ch, const gr_surface_disp_config_t * const gr_disp_cnf); Arguments : VDC channel [IN] vdc_channel_t ch • VDC_CHANNEL_0 [IN] gr_surface_disp_config_t * : Graphics display area settings gr_disp_cnf VDC_OK: Return : Normal termination value VDC_ERR_PARAM_CHANNEL : Channel invalid error VDC_ERR_PARAM_LAYER_ID : Invalid layer ID error VDC_ERR_PARAM_NULL : NULL specification error VDC ERR PARAM BIT WIDTH : Bit width error VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error VDC_ERR_PARAM_EXCEED_RANGE : Out-of-value-range error

: Unauthorized condition error

: Layer resource error

Remarks

(1) Description

This function makes settings for displaying the memory contents allocated in the buffer.

VDC ERR PARAM CONDITION

VDC_ERR_RESOURCE_LAYER

The following drivers are used within this function:

- R_VDC_ReadDataControl ()
- R_VDC_CLUT()
- R_VDC_StartProcess ()

(2) Parameter details

(a) gr_surface_disp_config_t

The members of the gr_surface_disp_config_t structure are shown below.

```
typedef struct
   vdc_layer_id_t
                         layer_id;
                         disp_area;
   vdc_pd_disp_rect_t
                        * fb_buff;
   void
   uint32_t
                          fb_stride;
   vdc_gr_format_t
                        read_format;
                        * clut_table;
   uint32_t
   vdc_gr_ycc_swap_t
                       read_ycc_swap;
   vdc_wr_rd_swa_t
                         read_swap;
   vdc_gr_disp_sel_t
                         disp_mode;
} gr_surface_disp_config_t;
```




Figure 6-2 Layer Configuration




Figure 6-3 Graphics Parameter Diagram

Type/Member Name	Description
vdc_layer_id_t	Display layer (see Figure 6-2.)
layer_id	VDC_LAYER_ID_0_RD
	VDC_LAYER_ID_2_RD
	VDC_LAYER_ID_3_RD
vdc_pd_disp_rect_t	Graphics display area [in pixels] (see Figure 6-3.)
disp_area	disp_area.vs_rel / vw_rel: Vertical display start position/vertical display size
	 disp_area.hs_rel / hw_rel: Horizontal display start position/horizontal display
	size
	vs_rel = hs_rel = 0 causes the display to start at the origin.
void *	Frame buffer base address (see Figure 6-3.)
fb_buff	Do not specify NULL.
uint32_t	Frame buffer line offset address [in bytes] (see Figure 6-3.)
fb_stride	Specify a multiple of 32 [bytes].
vdc_gr_format_t	Frame buffer read signal format
read_format	VDC_GR_FORMAT_RGB565 (0): RGB565
	VDC_GR_FORMAT_ARGB8888 (4): ARGB8888
	 VDC_GR_FORMAT_CLUT8 (5): CLUT8
	 VDC_GR_FORMAT_CLUT4 (6): CLUT4
	 VDC_GR_FORMAT_CLUT1 (7): CLUT1
	VDC_GR_FORMAT_YCBCR422 (8): YCbCr422 (Note 1)
	VDC_GR_FORMAT_RGBA8888 (11): RGBA8888
uint32_t *	Color lookup table
clut_table	This parameter is valid only when the value that is set in read_format is VDC_GR_FORMAT_CLUT8/4/1.
	Specify the address of the area of a size enough to store as many CLUT data blocks (ARGB8888) as the number of colors.
	If NULL is selected, the default CLUT data is set up.
	(Default)
	CLUT8 (256 colors): CLUT Nos. 0-255 Monochrome (black \rightarrow white)
	CLUT4 (16 colors): CLUT Nos. 0-15
	Black, red, green, cyan, blue, pink, brown, dark green, lightgoldenrod2, dark blue, violet, gray, orange, white, transparent color
	CLUT1 (2 colors): CLUT Nos. 0-1 black, white
vdc_gr_ycc_swap_t	YCbCr422 format mode buffer read data swap control
read_ycc_swap	This parameter is valid only when the value specified in read_format is VDC_GR_FORMAT_YCBCR422.
	 VDC_GR_YCCSWAP_CBY0CRY1 (0): CbY0/Cr/Y1
	 VDC_GR_YCCSWAP_Y0CBY1CR (1): Y0/Cb/Y1/Cr
	 VDC_GR_YCCSWAP_CRY0CBY1 (2): Cr/Y0/Cb/Y1
	 VDC_GR_YCCSWAP_Y0CRY1CB (3): Y0/Cr/Y1/Cb
	 VDC_GR_YCCSWAP_Y1CRY0CB (4): Y1/Cr/Y0/Cb
	 VDC_GR_YCCSWAP_CRY1CBY0 (5): Cr/Y1/Cb/Y0
	VDC_GR_YCCSWAP_Y1CBY0CR (6): Y1/Cb/Y0/Cr
	 VDC_GR_YCCSWAP_CBY1CRY0 (7): Cb/Y1/Cr/Y0
vdc_wr_rd_swa_t	Makes 8-bit/16-bit/32-bit swap setting.
read_swap	VDC_WR_RD_WRSWA_NON (0):
	No swap 1-2-3-4-5-6-7-8
	 VDC_WR_RD_WRSWA_8BIT (1): 8-bit swap 2-1-4-3-6-5-8-7
	 VDC_WR_RD_WRSWA_16BIT (2):
	16-bit swap 3-4-1-2-7-8-5-6
	10 St. Chap 0 7 1 2 1 0 0 0

	 VDC_WR_RD_WRSWA_16_8BIT (3): 16-bit + 8-bit swap 4-3-2-1-8-7-6-5
	 VDC_WR_RD_WRSWA_32BIT (4): 32-bit swap 5-6-7-8-1-2-3-4
	 VDC_WR_RD_WRSWA_32_8BIT (5): 32-bit + 8-bit swap 6-5-8-7-2-1-4-3
	 VDC_WR_RD_WRSWA_32_16BIT (6): 32-bit + 16-bit swap 7-8-5-6-3-4-1-2
	 VDC_WR_RD_WRSWA_32_16_8BIT (7): 16-bit + 8-bit swap 8-7-6-5-4-3-2-1
vdc_gr_disp_sel_t	Graphics display settings
disp_mode	 VDC_DISPSEL_BACK: Background color display
•	VDC_DISPSEL_LOWER: Lower layer graphics display
	 VDC_DISPSEL_CURRENT: Current graphics display
	VDC_DISPSEL_BLEND:
	 Blended display of lower layer and current graphics.

Note 1: Layer 0 is configurable.

6.5 R_RVAPI_GraphChangeSurfaceVDC

R_RVAPI_GraphChangeSurfaceVDC

void* const fb_buff);

Arguments [IN] vdc_channel_t ch : VDC channel

VDC_CHANNEL_0

[IN] vdc_layer_id_t layer_id : Layer ID

VDC_LAYER_ID_0_RDVDC_LAYER_ID_2_RDVDC_LAYER_ID_3_RD

[IN] void * framebuff : Frame buffer base address

Return VDC_OK: : Normal termination

value

VDC_ERR_PARAM_CHANNEL : Channel invalid error
VDC_ERR_PARAM_LAYER_ID : Invalid layer ID error
VDC_ERR_PARAM_NULL : NULL specification error

VDC_ERR_PARAM_BIT_WIDTH : Bit width error

VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error

VDC_ERR_PARAM_EXCEED_RANGE : Out-of-value-range error VDC_ERR_RESOURCE_LAYER : Layer resource error

Remarks

(1) Description

This function changes the address of the data read buffer.

The following driver is used within this function:

• R_VDC_ChangeReadProcess ()

6.6 R_RVAPI_GraphChangeSurfaceConfigVDC

```
R_RVAPI_GraphChangeSurfaceConfigVDC
Synopsis
            Changing the config of data read processing.
Header
            r_rvapi_vdc.h
              vdc_error_t R_RVAPI_GraphChangeSurfaceConfigVDC (
Declaration
                              const vdc_channel_t ch,
                              const vdc_layer_id_t layer_id,
                              void* const fb_buff,
                              vdc_period_rect_t * const gr_grc,
                              vdc_width_read_fb_t * const width_read_fb,
                              vdc_gr_disp_sel_t * const gr_disp_sel);
Arguments
            [IN]
                 vdc_channel_t ch
                                                    : VDC channel

    VDC_CHANNEL_0

            [INI]
                vdc_layer_id_t layer_id
                                                    : Layer ID
                                                       VDC_LAYER_ID_0_RD
                                                      VDC_LAYER_ID_2_RD
                                                      VDC_LAYER_ID_3_RD
            [IN]
                 void * framebuff
                                                    : Frame buffer base address
            [IN]
                 vdc_period_rect_t * gr_grc
                                                    : Graphics display area
            [IN]
                 vdc_width_read_fb_t * width_read_fb
                                                    : Size of the frame buffer to be read
            [IN]
                 vdc_gr_disp_sel_t * r_disp_sel
                                                    : Graphics display mode
Return
            VDC_OK:
                                                    : Normal termination
value
            VDC_ERR_PARAM_CHANNEL
                                                    : Channel invalid error
                                                    : Invalid layer ID error
            VDC_ERR_PARAM_LAYER_ID
            VDC_ERR_PARAM_NULL
                                                    : NULL specification error
            VDC ERR PARAM BIT WIDTH
                                                    : Bit width error
            VDC ERR PARAM UNDEFINED
                                                    : Undefined parameter specification error
            VDC_ERR_PARAM_EXCEED_RANGE
                                                    : Out-of-value-range error
            VDC ERR RESOURCE LAYER
                                                    : Layer resource error
Remarks
```

(1) Description

This function changes the config of data read processing.

The following driver is used within this function:

• R_VDC_ChangeReadProcess ()

(2) Parameter details

$(a) \quad \ vdc_period_rect_t$

vdc_period_rect_t is a structure for representing the horizontal/vertical timing of the VDC signals.

```
typedef struct
{
    uint16_t    vs;
    uint16_t    vw;
    uint16_t    hs;
    uint16_t    hw;
} vdc_period_rect_t;
```

Type Description

wember name	
uint16_t	Vertical signal start position from the reference signal (lines)
VS	vs = 0 causes the display to start at the origin.
uint16_t	Vertical signal width (lines)
VW	
uint16_t	Horizontal signal start position from the reference signal (clock cycles)
hs	hs = 0 causes the display to start at the origin.
uint16_t	Horizontal signal width (clock cycles)
hw	

(b) vdc_width_read_fb

The members of the vdc_width_read_fb_t structure is described below.

Type

Description

wember name	
uint16_t	Number of lines in a frame (lines)
in_vw	0x0000 to 0x07FF
uint16_t	Width of the horizontal valid period (pixels)
in_hw	0x0000 to 0x07FF

R01AN4476EJ0101 Rev.1.01 Dec. 28, 2018



$(c) \quad vdc_gr_disp_sel_t$

vdc_gr_disp_sel_t is an enumeration type for representing the graphics display modes.

```
typedef enum
{
    VDC_DISPSEL_IGNORED = -1,
    VDC_DISPSEL_BACK = 0,
    VDC_DISPSEL_LOWER = 1,
    VDC_DISPSEL_CURRENT = 2,
    VDC_DISPSEL_BLEND = 3,
    VDC_DISPSEL_NUM = 4
} vdc_gr_disp_sel_t;
```

Enumeration constant Description

VDC_DISPSEL_IGNORED	Ignored, no change made
VDC_DISPSEL_BACK	Background color display
VDC_DISPSEL_LOWER	Lower-layer graphics display
VDC_DISPSEL_CURRENT	Current graphics display
VDC_DISPSEL_BLEND	Blended display of lower-layer graphics and current graphics
VDC_DISPSEL_NUM	Number of graphics display modes

6.7 R_RVAPI_GraphDestroySurfaceVDC

R_RVAPI_GraphDestroySurfaceVDC

Synopsis Display area disposal Header r_rvapi_vdc.h

Declaration vdc_error_t R_RVAPI_GraphDestroySurfaceVDC(

const vdc_channel_t ch,

const vdc_layer_id_t layer_id);

Arguments [IN] vdc_channel_t ch : VDC channel

VDC_CHANNEL_0

[IN] vdc_layer_id_t layer_id : Layer ID

VDC_LAYER_ID_0_RDVDC_LAYER_ID_2_RDVDC_LAYER_ID_3_RD

Return VDC_OK: : Normal termination

value

VDC_ERR_PARAM_CHANNEL : Channel invalid error VDC_ERR_PARAM_LAYER_ID : Invalid layer ID error VDC_ERR_RESOURCE_LAYER : Layer resource error

Remarks

(1) Description

This function performs stop processing on the specified layer. It stops reading data from the frame buffer and returns the layer's graphics display settings to their initial values.

The following drivers are used within this function:

- R_VDC_StopProcess ()
- R_VDC_ReleaseDataControl ()

6.8 R_RVAPI_DispPortSettingVDC

```
R_RVAPI_DispPortSettingVDC
Synopsis
             Display output pin setup
Header
            r_rvapi_vdc.h
Declaration
              void R_RVAPI_DispPortSettingVDC(
                       const vdc_channel_t ch,
                       void (* const port_func)(uint32_t));
Arguments
                                                : VDC channel
            [IN]
                  vdc_channel_t ch
                                                • VDC_CHANNEL_0
            [IN]
                  void (*port_func) (uint32_t)
                                                : Pointer of the function to set the display control
                                                pins.
Return
             None.
value
Remarks
```

(1) Description

The callback function to be set up with this function must configure the pins that are necessary for display output. This function must be called after making all VDC display settings as shown in Figure 6-4. A control signal of an unexpected period may be output if pin configuration is made before making display settings.




Figure 6-4 Display Output Pin Configuration Timing

6.9 R_RVAPI_VideoControlVDC

R_RVAPI_VideoControlVDC

Synopsis Video input setup Header r_rvapi_vdc.h

Declaration vdc_error_t R_RVAPI_VideoControlVDC(

const vdc_channel_t ch,

const digital_in_t * const digital);

Arguments [IN] vdc_channel_t ch : VDC channel

VDC_CHANNEL_0: Digital video settings

[IN] digital_in_t * digital : Digital video settings

Do not specify NULL.

Return VDC_OK: : Normal termination

value

VDC_ERR_PARAM_CHANNEL : Channel invalid error VDC_ERR_PARAM_NULL : NULL specification error

VDC_ERR_PARAM_BIT_WIDTH : Bit width error

VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error

VDC_ERR_PARAM_EXCEED_RANGE : Out-of-value-range error VDC_ERR_PARAM_CONDITION : Unauthorized condition error

Remarks

(1) Description

This function makes video input settings. For the VDC, make settings for the digital video input such as that from the CMOS camera.

The following driver is used within this function:

• R_VDC_VideoInput ()

(2) Parameter details

(a) digital_in_t

The members of the digital_in_t structure are shown below.

```
typedef struct
   vdc_extin_format_t
                           inp_format;
   vdc_edge_t
                           inp_pxd_edge;
   vdc_onoff_t
                           inp_endian_on;
   vdc_onoff_t
                           inp_swap_on;
   vdc_sig_pol_t
                           inp_vs_inv;
                           inp_hs_inv;
   vdc_sig_pol_t
   vdc_extin_ref_hsync_t inp_h_edge_sel;
   vdc_extin_input_line_t inp_f525_625;
   vdc_extin_h_pos_t
                           inp_h_pos;
} digital_in_t;
```

Type/Member Name

Description

71	
vdc_extin_format_t	Selects the format of the external input.
inp_format	 VDC_EXTIN_FORMAT_RGB888 (0): RGB888
	 VDC_EXTIN_FORMAT_RGB666 (1): RGB666
	 VDC_EXTIN_FORMAT_RGB565 (2): RGB565
	 VDC_EXTIN_FORMAT_BT656 (3): BT656
	 VDC_EXTIN_FORMAT_BT601 (4): BT601
	 VDC_EXTIN_FORMAT_YCBCR422 (5): YCbCr422
	 VDC_EXTIN_FORMAT_YCBCR444 (6): YCbCr444
vdc_edge_t	Selects the edge on which the external input video signal DV_DATA is to be
inp_pxd_edge	sampled into the input stage.
	VDC_EDGE_RISING: Rising edge
	VDC_EDGE_FALLING : Falling edge
vdc_onoff_t	Sets the bit endian mode of the external inputs.
inp_endian_on	VDC_OFF
	VDC_ON
vdc_onoff_t	Switches the external input B/R signal.
inp_swap_on	VDC_OFF
	VDC_ON
vdc_sig_pol_t	Exercises inversion control of the sync external input signals DV_VSYNC /
inp_vs_inv	DV_HSYNC.
vdc_sig_pol_t	VDC_SIG_POL_NOT_INVERTED: Not inverted (positive polarity)
inp_hs_inv	VDC_SIG_POL_INVERTED: Inverted (negative polarity)
vdc_extin_ref_hsync_t inp_h_edge_sel	Selects the reference for the BT656 horizontal sync signal for the external input system.
pougo_301	Valid only when inp_format is set to VDC_EXTIN_FORMAT_BT656.
	VDC_EXTIN_REF_H_EAV (0): EAV reference
	VDC_EXTIN_REF_H_SAV (1): SAV reference
vdc_extin_input_line_t	Specifies the number of lines for the BT656 input mode for the external input
inp_f525_625	system.
	Valid only when inp_format is set to VDC_EXTIN_FORMAT_BT656.

• VDC_EXTIN_LINE_525 (0): 525 lines

• VDC_EXTIN_LINE_625 (1): 625 lines

vdc_extin_h_pos_t inp_h_pos

Specifies the data stream start timing with respect to the horizontal sync. The following settings are possible when inp_format is set to VDC_EXTIN_FORMAT_BT656 or VDC_EXTIN_FORMAT_BT601:

- VDC_EXTIN_H_POS_CBYCRY (0): Cb/Y/Cr/Y
- VDC_EXTIN_H_POS_YCRYCB (1): Y/Cr/Y/Cb
- VDC_EXTIN_H_POS_CRYCBY (2): Cr/Y/Cb/Y
- VDC_EXTIN_H_POS_YCBYCR (3): Y/Cb/Y/Cr

The following settings are possible when inp_format is set to VDC_EXTIN_FORMAT_YCBCR422:

- VDC_EXTIN_H_POS_CBYCRY (0): Cb/Y/Cr/Y
- VDC_EXTIN_H_POS_YCBYCR (3): Y/Cb/Y/Cr

6.10 R_RVAPI_VideoCreateSurfaceVDC

6.11 R_RVAPI_VideoCreateSurfaceIMRLS2

R RVAPI VideoCreateSurfaceVDC R_RVAPI_VideoCreateSurfaceR_RVAPI_VideoCreateSurfaceIMRLS2 Video and display area generation Generate image display area for IMR-LS2 Header r_rvapi_vdc.h Declaration vdc_error_t R_RVAPI_VideoCreateSurfaceVDC(const vdc channel t ch, const v_surface_config_t * const v_cnf, const v_surface_disp_config_t * const v_disp_cnf); vdc_error_t R_RVAPI_VideoCreateSurfaceIMRL2(const vdc_channel_t ch, const v_surface_config_t * const v_cnf, const v_surface_disp_config_t * const v_disp_cnf); Arguments : VDC channel [IN] vdc channel t ch • VDC CHANNEL 0 [IN] v_surface_config_t * v_cnf l : Video input area settings Specify NULL when making no video input. [IN] v_surface_disp_config_t * v_g_cnf : Video input area display settings Specify NULL when making no display. Return VDC_OK: : Normal termination value : Channel invalid error VDC_ERR_PARAM_CHANNEL VDC_ERR_PARAM_NULL : NULL specification error : Bit width error VDC ERR PARAM BIT WIDTH : Undefined parameter specification error VDC_ERR_PARAM_UNDEFINED : Out-of-value-range error VDC_ERR_PARAM_EXCEED_RANGE : Unauthorized condition error VDC_ERR_PARAM_CONDITION VDC_ERR_RESOURCE_LVDS_CLK : LVDS clock resource error

Remarks

(1) **Description**

This function sets, as the video input area settings, the video capture timing and buffer write size. It also make settings for the display of the video input. When performing only video capturing, there is no need to make display settings for the video input area. When using IMR-LS 2, please use "R_RVAPI_VideoCreateSurfaceIMRLS2 ()" function. The parameters are the same as the "R_RVAPI_VideoCreateSurfaceVDC ()" function.

The following drivers are used within this function:

- R_VDC_WriteDataControl ()
- R_VDC_ReadDataControl ()
- R_VDC_StartProcess ()

(2) Parameter details

(a) v_surface_config_t

The members of the v_surface_config_t structure are shown below.

```
typedef struct
    vdc_layer_id_t
                         layer_id;
    vdc_period_rect_t
                         cap area;
    void
                        * fb buff;
    uint32 t
                          fb stride;
    uint32_t
                          fb_offset;
    uint32_t
                          fb_num;
                         write format;
    vdc res md t
    uint16_t
                          write_fb_vw;
                          write_fb_hw;
    uint16_t
    vdc_wr_rd_swa_t
                         write_swap;
    vdc_wr_md_t
                         write_rot;
    vdc_res_inter_t
                         res_inter;
} v_surface_config_t;
```




Figure 6-5 Video Input Area Parameter Diagram

Type/Member Name	Description
vdc_layer_id_t	Layer ID
layer_id	 VDC_LAYER_ID_0_WR
vdc_period_rect_t cap_area	Image capturing range: Horizontal [in clocks] Vertical [in lines] (see Figure 6-5.) cap_area.vs / vw: Vertical capture start position/vertical capture size cap_area.hs / hw: Horizontal capture start position/horizontal capture size
void * fb_buff	Frame buffer base address (see Figure 6-5.) Specify an address that is aligned on a 32 [byte] boundary.
uint32_t fb_stride	Frame buffer line offset address (see Figure 6-5.) Specify a multiple of 32 [lines].
uint32_t fb_offset	Frame buffer frame offset address This parameter is invalid when the number of frames is 1 (fb_num is set to '1'). Specify a multiple of 32.
uint32_t fb_num	Number of write frame buffer frames Specify 1 or 2.
vdc_res_md_t write_format	Frame buffer write video format • VDC_RES_MD_YCBCR422 (0): YCbCr422 • VDC_RES_MD_RGB565 (1): RGB565 • VDC_RES_MD_RGB888 (2): RGB888 • VDC_RES_MD_YCBCR444 (3): YCbCr444
uint16_t write_fb_vw	Buffer write vertical size [in pixels] 0x0000 to 0x07FF Specify a size that is aligned on a 4 [line] boundary and that is not greater than the value of cap_area.res.vw. Data whose size is equal to or smaller than the specified size is written into the buffer.
uint16_t write_fb_hw	Buffer write horizontal size [in clocks] 0x0000 to 0x07FF Specify a size that is aligned on a 4[pixel] boundary and that is not greater than the value of cap_area.hw. Data whose size is equal to or smaller than the specified size is written into the buffer.
vdc_wr_rd_swa_t write_swap	 8-bit/16-bit/32-bit swap setting (Note 1) VDC_WR_RD_WRSWA_NON (0): No swap 1-2-3-4-5-6-7-8 VDC_WR_RD_WRSWA_8BIT (1): 8-bit swap 2-1-4-3-6-5-8-7 VDC_WR_RD_WRSWA_16BIT (2): 16-bit swap 3-4-1-2-7-8-5-6 VDC_WR_RD_WRSWA_16_8BIT (3): 16-bit + 8-bit swap 4-3-2-1-8-7-6-5 VDC_WR_RD_WRSWA_32BIT (4): 32-bit swap 5-6-7-8-1-2-3-4 VDC_WR_RD_WRSWA_32_8BIT (5): 32-bit + 8-bit swap 6-5-8-7-2-1-4-3 VDC_WR_RD_WRSWA_32_16BIT (6): 32-bit + 16-bit swap 7-8-5-6-3-4-1-2 VDC_WR_RD_WRSWA_32_16_8BIT (7): 32-bit + 16-bit + 8-bit swap 8-7-6-5-4-34-2-1
vdc_wr_rd_swa_t write_swap	 Frame buffer writing mode for image processing VDC_WR_MD_NORMAL (0): Normal VDC_WR_MD_MIRROR (1): Horizontal mirroring VDC_WR_MD_ROT_90DEG (2): 90-degree rotation VDC_WR_MD_ROT_180DEG (3): 180-degree rotation

	 VDC_WR_MD_ROT_270DEG (4): 270-degree rotation
	Setting this parameter to 90-degree, 180-degree, or 270-degree rotation is valid only when frame buffer video-signal writing format (write_format) is set to YCbCr422 or RGB565.
vdc_res_inter_t	Specifies the field operation mode.
res_inter	 VDC_RES_INTER_PROGRESSIVE (0): Progressive

VDC_RES_INTER_INTERLACE (1): Interlace

Note 1: When write_format is set to YCbCr422 or RGB565, be sure to specify a 0 (no swap).

(b) v_surface_disp_config_t

The members of the v_surface_disp_config_t structure are shown below.

```
typedef struct
{
    vdc_period_rect_t disp_area;
    vdc_gr_ycc_swap_t read_ycc_swap;
    vdc_wr_rd_swa_t read_swap;
} v_surface_disp_config_t;
```




Figure 6-6 Video Input Area Display Parameter Diagram

Type/Member Name	Description
vdc_pd_disp_rect_t	Graphics display area [in pixels] (see Figure 6-6.)
disp_area	 disp_area.vs_rel / vw_rel: Vertical display start position/vertical display size
	 disp_area.hs_rel / hw_rel: Horizontal display start position/horizontal display
	size
vdc_gr_ycc_swap_t	YCbCr422 format mode buffer read data swap control
read_ycc_swap	This parameter is valid only when the value specified in read_format is
	VDC_GR_FORMAT_YCBCR422.
	VDC_GR_YCCSWAP_CBY0CRY1 (0): CbY0/Cr/Y1 VBC_GR_YCCSWAP_X60RY40R (4) X6/GL X4/G
	VDC_GR_YCCSWAP_Y0CBY1CR (1): Y0/Cb/Y1/Cr VDC_GR_YCCSWAP_CBY4CR (2): Q. (20/Cb/Y1/Cr VDC_GR_YCSWAP_CBY4CR (2): Q. (20/C
	VDC_GR_YCCSWAP_CRY0CBY1 (2): Cr/Y0/Cb/Y1 VDC_GR_YCCSWAP_XCSDX(4CP_(2), YC/C_DX(4CP_(2), YC/C_DX(4), YC/C_DX(4CP_(2), YC/C_DX(4), YC/C_DX(4CP_(2), YC/C_DX(4), YC/C_DX(4), YC/C_DX(4), YC/C_DX(4CP_(2), YC/C_DX(4), YC/C_DX(4), YC/C_DX(4CP_(2), YC/C_DX(4), YC/C_DX(4CP_(2), YC/C_DX(4), YC/C_DX(
	VDC_GR_YCCSWAP_Y0CRY1CB (3): Y0/Cr/Y1/Cb VDC_GR_YCCSWAP_Y(4): Y4/C Y
	VDC_GR_YCCSWAP_Y1CRY0CB (4): Y1/Cr/Y0/Cb VDC_GR_YCCSWAP_CPY4CPY0 (5): Gr/Y4/Ch/Y0
	VDC_GR_YCCSWAP_CRY1CBY0 (5): Cr/Y1/Cb/Y0 VDC_GR_YCCSWAP_X46PX66P (6): X44/Cb X46/Cr
	VDC_GR_YCCSWAP_Y1CBY0CR (6): Y1/Cb/Y0/Cr VDC_GR_YCCSWAP_CBY4CBY0 (7): Ch X(4/Cr/Y0)
	 VDC_GR_YCCSWAP_CBY1CRY0 (7): Cb/Y1/Cr/Y0
vdc_wr_rd_swa_t	Makes 8-bit/16-bit/32-bit swap setting.
read_swap	VDC_WR_RD_WRSWA_NON (0):
	No swap 1-2-3-4-5-6-7-8
	VDC_WR_RD_WRSWA_8BIT (1):
	8-bit swap 2-1-4-3-6-5-8-7
	VDC_WR_RD_WRSWA_16BIT (2):
	16-bit swap 3-4-1-2-7-8-5-6
	VDC_WR_RD_WRSWA_16_8BIT (3):
	16-bit + 8-bit swap 4-3-2-1-8-7-6-5
	VDC_WR_RD_WRSWA_32BIT (4):
	32-bit swap 5-6-7-8-1-2-3-4
	VDC_WR_RD_WRSWA_32_8BIT (5):
	32-bit + 8-bit swap 6-5-8-7-2-1-4-3
	• VDC_WR_RD_WRSWA_32_16BIT (6):
	32-bit + 16-bit swap 7-8-5-6-3-4-1-2
	 VDC_WR_RD_WRSWA_32_16_8BIT (7):
	32-bit +16-bit + 8-bit swap 8-7-6-5-4-3-2-1

(3) About the configuration of the video capture range

Examples of video capture range configuration are summarized in Table 6-3.

(Example of digital input)

VGA (640 x 480) size progressive input

Writing VGA (640 x 480) size input to buffer in YCbCr422 format with no reduction

The display size is increased from VGA (640 x 480) to SVGA (800 x 600).

Table 6-3 Examples of Video Capture Range Configuration

Structure	Member Name	Digital input	Digital input	
Name		24/18/16 bit I/F	8-bit I/F	
digital_in_t	inp_format	RGB888/666/565	BT6556	
		YCbCr422/444	BT601	
v_surface	layer_id	VDC_LAYER_ID_0_WR		
_config_t	cap_area.vs	Arbitrary		
	cap_area vw	480u		
	cap_area.hs	Arbitrary		
	cap_area.hw	640u x 1u	640u x 2u (Note 1)	
		1[pixel] / 1[clock]	1[pixel] / 2[clock]	
	fb_buff	Internal RAM area		
	fb_stride	640u x 2u (as per YCbCr422)		
	fb_num	2 planes		
	write_format	YCbCr422		
	write_fb_vw	480u		
	write_fb_hw	640u	640u (Note 2)	
	res_inter	Progressive		
	fb_offset	Buffer offset		
v_surface	disp_area.vs_rel	0u		
_disp_config_t	disp_area.vw_rel	rel 800u (640u if equal size)		
	disp_area.hs_rel	Ou		
	disp_area.hw_rel	600u (480u if equal size)		

Note 1: The capture width clock differs according to the I/F for the external input (1[pixel] / 1[clock] and 1[pixel] / 2[clocks]).

Note 2: Horizontal reduction is required for BT.656/601 because the same image data is captured twice as per VDC specifications. 640u, which is the half of the buffer write setting (write_fb_hw), is set for the capture width clock (cap_area.hw=640u x 2u).

(4) About the configuration of the video capture range to be adopted when using IMR

Make VDC configuration using "R_RVAPI_VideoCreateSurfaceIMRLS2()" when using IMR-LS2. The parameter items are identical to those for "R_RVAPI_VideoCreateSurfaceVDC()." The items that are not referenced are summarized in Table 6-4.

Table 6-4 Parameters Used with IMR

Structure Name	Member Name	IMR-LS2
v_surface	layer_id	not used
_config_t	cap_area.vs	Video input capture position and capture size
	cap_area.hs	
	cap_area vw	
	cap_area.hw	
	fb_buff	Set according to the IMR-LS2 setting.
	fb_stride	
	fb_offset	
fb_num		
	write_format	not used
	write_fb_vw	Height and width of the video input to IMR-LS2
	write_fb_hw	
	res_inter	Selected according to the video input.
		Progressive/interlace
v_surface_	disp_area.vs_rel	Set according to the display size.
disp_config_t	disp_area.vw_rel	
	disp_area.hs_rel	
	disp_area.hw_rel	

6.12 R_RVAPI_VideoDestroySurfaceVDC

R_RVAPI_Video DestroySurfaceVDC

Synopsis Video and display area cancellation

Header r_rvapi_vdc.h

Declaration vdc_error_t R_RVAPI_VideoDestroySurfaceVDC (

const vdc_channel_t ch,

const vdc_layer_id_t layer_id);

Arguments [IN] vdc_channel_t ch : VDC channel

VDC_CHANNEL_0

[IN] vdc_layer_id_t layer_id : Layer ID

• VDC_LAYER_ID_0_WR

Return value

VDC_OK:

: Normal termination

VDC_ERR_PARAM_CHANNEL VDC_ERR_PARAM_NULL

: Channel invalid error: NULL specification error

VDC_ERR_PARAM_BIT_WIDTH VDC_ERR_PARAM_UNDEFINED

: Bit width error: Undefined parameter specification error

VDC_ERR_PARAM_EXCEED_RANGE VDC_ERR_PARAM_CONDITION VDC_ERR_RESOURCE_LVDS_CLK

: Out-of-value-range error : Unauthorized condition error

: LVDS clock resource error

Remarks

(1) Description

This function performs stop processing on the specified layer. It stops reading data from the frame buffer and returns the layer's graphics display settings to their initial values.

The following drivers are used within this function:

- R_VDC_StopProcess ()
- R_VDC_ReleaseDataControl ()

6.13 R_RVAPI_VideoPortSettingVDC

```
R_RVAPI_VideoPortSettingVDC
Synopsis
            Video input pin setup
Header
            r_rvapi_vdc.h
Declaration
              void R_RVAPI_VideoPortSettingVDC(
                        const vdc_channel_t ch,
                        void (* const port_func)(uint32_t));
Arguments
                                                    : VDC channel
            [IN]
                  vdc_channel_t ch
                                                    • VDC_CHANNEL_0
            [IN]
                 void (* const port_func) (uint32_t)
                                                    : Pointer of function to set the video input pins.
Return
            None.
value
Remarks
```

(1) Description

The callback function to be set up with this function must configure the video input pins. This function must have been called by the time the video area is generated as shown in Figure 6-7.




Figure 6-7 Timing of Configuring the Video Input Pins

6.14 R_RVAPI_InterruptEnableVDC

R_RVAPI_In	terrupt	tEnableVDC		
Synopsis	VDC	VDC interrupt enable setup		
Header	r_rva	r_rvapi_vdc.h		
Declaration	vd	c_error_t R_RVAPI_Interru		
		const vdc_ch	nanneI_t ch, nt_type_t flag,	
			St line_num,	
			st callback)(vdc_int_type_t int_type,	
		uint32_t but		
Argumonto	[INI]	vda abannal tab	: VDC channel	
Arguments	[IN]	vdc_channel_t ch	VDC CHANNEL_0	
	[IN]	vdc_int_type_t flag	: VDC interrupt type	
	[IN]	uint16_t line_num	: Sets up the line interrupt.	
	[]		Valid only for VDC_INT_TYPE_VLINE	
	[IN]	void (*callback)	: Interrupt callback function pointer	
		<pre>(vdc_int_type_t, void * buff)</pre>		
- .		211		
Return value	VDC	_OK:	: Normal termination	
value	VDC	ERR PARAM CHANNEL	: Channel invalid error	
	VDC_ERR_PARAM_NULL		: NULL specification error	
		ERR_PARAM_BIT_WIDTH	: Bit width error	
		 _ERR_PARAM_UNDEFINED	: Undefined parameter specification error	
	VDC	_ERR_RESOURCE_CLK:	: Clock resource error	
	VDC	_ERR_RESOURCE_VSYNC	: Vertical sync signal resource error	
Remarks				
IVEIIIAINS				

(1) Description

This function enables the interrupts of the VDC interrupt types described in Table 6-5 and registers the specified callback function.

The following driver is used within this function:

• R_VDC_CallbackISR ()

(2) Parameter details

The VDC interrupt types are listed in Table 6-5.

Table 6-5 VDC interrupt type

Enumeration Constant	Value	Description
VDC_INT_TYPE_S0_VI_VSYNC	0	Vertical sync signal input to scaling 0
VDC_INT_TYPE_S0_LO_VSYNC	1	Vertical sync signal output from scaling 0
VDC_INT_TYPE_S0_VSYNCERR	2	Missing vertical sync signal of scaling 0
VDC_INT_TYPE_VLINE	3	Graphics (3) panel output designation line signal
VDC_INT_TYPE_S0_VFIELD	4	End of field signal of the scaling 0 record function
VDC_INT_TYPE_IV1_VBUFERR	5	Scaling 0 frame buffer write overflow signal
VDC_INT_TYPE_IV3_VBUFERR	6	Graphics (0) frame buffer read underflow signal
VDC_INT_TYPE_IV5_VBUFERR	7	Graphics (2) frame buffer read underflow signal
VDC_INT_TYPE_IV6_VBUFERR	8	Graphics (3) frame buffer read underflow signal

6.15 R_RVAPI_InterruptDisableVDC

R_RVAPI_InterruptDisableVDC

Synopsis VDC interrupt disable setup

Header r_rvapi_vdc.h

Declaration vdc_error_t R_RVAPI_InterruptDisableVDC(

const vdc_channel_t ch,
const vdc_int_type_t flag);

Arguments [IN] vdc_channel_t ch : VDC channel

VDC_CHANNEL_0

[IN] vdc_int_type_t flag : VDC interrupt type

Return value

VDC_OK: : Normal termination

VDC_ERR_PARAM_CHANNEL : Channel invalid error VDC_ERR_PARAM_NULL : NULL specification error

VDC_ERR_PARAM_BIT_WIDTH : Bit width error

VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error

VDC_ERR_RESOURCE_CLK : Clock resource error

VDC_ERR_RESOURCE_VSYNC : Vertical sync signal resource error

Remarks

(1) Description

This function disables the interrupts of the VDC interrupt types described in Table 6-5.

The following driver is used within this function:

• R_VDC_CallbackISR ()

6.16 R_RVAPI_AlphablendingRectVDC

	•	endingRectVDC			
Synopsis		Rectangle alpha blend			
Header	r_rvapi_vdc.h				
Declaration	vd	c_error_t R_RVAP		_	
			vdc_channel		
				d_t layer_id, alpha_onoff,	
				_rect_t * const alpha_area,	
			uint8_t alp		
				_	
Arguments	[IN]	vdc_channel_t ch		: VDC channel	
				 VDC_CHANNEL_0 	
	[IN]	vdc_layer_id_t	layer_id,	: Layer ID	
				VDC_LAYER_ID_2_RD	
	FIN 17	uda anatt t	-1-1	VDC_LAYER_ID_3_RD Pastage lands a bland ON/OFF autting.	
	[IN]	vdc_onoff_t	alpha_onoff	: Rectangle alpha blend ON/OFF setting	
				VDC_ONVDC OFF	
	[IN]	vdc_pd_disp_rect_t	* alnha area	: Rectangle alpha blend area [in pixels]	
	[IN]	uint8 t	alpha_value	: Alpha value (0 to 255) 0: Perfect transparency	
	[""]	diiito_t	aipria_value	. Alpha value (6 to 200) 6. I choot transparency	
Return value	VDC_OK:			: Normal termination	
value	VDC_ERR_PARAM_CHANNEL			: Channel invalid error	
	VDC_ERR_PARAM_LAYER_ID			: Invalid layer ID error	
	VDC_ERR_PARAM_BIT_WIDTH			: Bit width error	
	VDC_ERR_PARAM_EXCEED_RANGE			: Out-of-value-range error	
		_ERR_IF_CONDITIO		: Interface condition error	
	VDC	_ERR_RESOURCE_L	_AYER	: Layer resource error	
Remarks					

(1) Description

This function turns on and off rectangular area alpha blending, sets up a rectangular area, and sets an alpha value. The following driver is used within this function:

 $\bullet \quad R_VDC_AlphaBlendingRect \ ()$

6.17 R_RVAPI_ChromakeyVDC

R_RVAPI_ChromakeyVDC				
Synopsis	Transparency using chroma key			
Header	r_vapi_vdc.h			
Declaration	vdc_error_t R_RVAPI_ChromakeyVDC(
	const vdc_ch			
	const vdc_layer_id_t layer_id,			
	<pre>const vdc_onoff_t gr_ck_on, const uint32_t ck_color,</pre>			
		t rep_alpha);		
Arguments	[IN] vdc_channel_t ch	: VDC channel		
		VDC_CHANNEL_0		
	<pre>[IN] vdc_layer_id_t layer_id,</pre>	: Layer ID		
		VDC_LAYER_ID_0_RD VDC_LAYER_ID_0_RD		
		VDC_LAYER_ID_2_RD VDC_LAYER_ID_3_RD		
	[IN] vdc_onoff_t gr_ck_on	VDC_LAYER_ID_3_RD: Chroma key ON/OFF setting		
	[IN] Vac_onon_t gr_ck_on	VDC ON		
		VDC_OR VDC OFF		
	[IN] uint32_t ck_color	: Color signal subject to chroma keying		
	[111] ao2_101	Specify with the color format that is used for the target layer (LSB justified).		
	[IN] uint8_t rep_alpha	: Alpha value after chroma key replacement (0 to		
		255)		
Return	VDC_OK:	: Normal termination		
value	VDC_ERR_PARAM_CHANNEL	: Channel invalid error		
	VDC_ERR_PARAM_LAYER_ID	: Invalid layer ID error		
	VDC_ERR_PARAM_BIT_WIDTH	: Bit width error		
	VDC_ERR_IF_CONDITION	: Interface condition error		
	VDC_ERR_RESOURCE_LAYER	: Layer resource error		
Remarks				

(1) **Description**

This function turns on and off chroma keying and sets the color signal to be subjected to chroma keying and a post-replacement alpha value. The following driver is used within this function:

• R_VDC_Chromakey ()

6.18 R_RVAPI_DispCalibrationVDC

R_RVAPI_D	-				
Synopsis		en output calibration processing			
Header	r_rvapi_vdc.h				
Declaration	vdc_error_t R_RVAPI_DispCalibrationVDC(
		<pre>const vdc_channel const vdc_calibr_</pre>			
			bright_t * const bright,		
			contrast_t * const contrast,		
			dither_t * const panel_dither);		
Arguments	[IN]	vdc_channel_t ch	: VDC channel		
7 ga	[]		VDC CHANNEL 0		
	[IN]	vdc_calibr_route_t route	: Calibration circuit sequence control		
			 VDC_CALIBR_ROUTE_BCG 		
			 Brightness ⇒ Contrast ⇒ Gamma 		
	calibration				
			 VDC_CALIBR_ROUTE_GBC 		
			 Gamma calibration ⇒ Brightness ⇒ Contrast 		
	[IN]	vdc_calibr_bright_t * bright	: Brightness (DC) adjustment parameter Specify NULL if there is no need to change.		
	[IN]	vdc_calibr_contrast_t * contrast	: Contrast (gain) adjustment parameter Specify NULL if there is no need to change.		
	[IN]	vdc_calibr_dither_t * panel_dither	: Panel dithering parameter		
			Specify NULL if there is no need to change.		
Return value	VDC	_OK:	: Normal termination		
	VDC_ERR_PARAM_CHANNEL		: Channel invalid error		
	VDC	_ERR_PARAM_NULL	: NULL specification error		
		_ERR_PARAM_BIT_WIDTH	: Bit width error		
		_ERR_PARAM_UNDEFINED	: Undefined parameter specification error		
	VDC	_ERR_RESOURCE_OUTPUT	: Output resource error		
Domestic					
Remarks					

(1) Description

This function makes settings for panel brightness, contrast adjustment, panel dithering, and panel output calibration circuit control. The settings made by this function remain valid until a hardware reset is effected or they are overwritten by other settings made through this function.

The following driver is used within this function:

• R_VDC_DisplayCalibration ()

(2) Parameter details

$(a) \quad \ vdc_calibr_bright_t$

The members of the vdc_calibr_bright_t structure are shown below.

```
typedef struct
{
    uint16_t    pbrt_g;
    uint16_t    pbrt_b;
    uint16_t    pbrt_r;
} vdc_calibr_bright_t;
```

Type/Member Name	Initial Value	Description
uint16_t	512	G signal brightness (DC) adjustment
pbrt_g		0x0000 (-512) to 0x03FF (+511)
uint16_t	512	B signal brightness (DC) adjustment
pbrt_b		0x0000 (-512) to 0x03FF (+511)
uint16_t	512	R signal brightness (DC) adjustment
pbrt_r		0x0000 (-512) to 0x03FF (+511)

(b) vdc_calibr_contrast_t

The members of the vdc_calibr_contrast_t structure are shown below.

```
typedef struct
{
    uint8_t cont_g;
    uint8_t cont_b;
    uint8_t cont_r;
} vdc_calibr_contrast_t;
```

Type/Member Name	Initial Value	Description
uint8_t	128	G signal contrast (gain) adjustment
cont_g		0x0000 (0/128[times]) to 0x00FF (255/128[times])
uint8_t	128	B signal contrast (gain) adjustment
cont_b		0x0000 (0/128[times]) to 0x00FF (255/128[times])
uint8_t	128	R signal contrast (gain) adjustment
cont_r		0x0000 (0/128[times]) to 0x00FF (255/128[times])

$(c) \qquad vdc_calibr_dither_t$

The members of the $vdc_calibr_dither_t$ structure are shown below.

Type/Member Name	Initial Value	Description
vdc_panel_dither_md_t	0	Panel dithering mode
pdth_sel		 VDC_PDTH_MD_TRU (0): Truncation
		 VDC_PDTH_MD_RDOF (1): Rounding
		 VDC_PDTH_MD_2X2 (2): 2x2 pattern dithering
		 VDC_PDTH_MD_RAND (3): Random pattern dithering
uint8_t	3	2x2 pattern dithering pattern value
pdth_pa		0 to 3
		Referenced only when pdth_sel is set to
		VDC_PDTH_MD_2X2.
uint8_t	0	2x2 pattern dithering pattern value (B)
pdth_pb		0 to 3
		Referenced only when pdth_sel is set to
		VDC_PDTH_MD_2X2.
uint8_t	2	2x2 pattern dithering pattern value (C)
pdth_pc		0 to 3
		Referenced only when pdth_sel is set to
		VDC_PDTH_MD_2X2.
uint8_t	1	2x2 pattern dithering pattern value (D)
pdth_pd		0 to 3
		Referenced only when pdth_sel is set to VDC_PDTH_MD_2X2.

6.19 R_RVAPI_DispGammaVDC

Synopsis Header Declaration Fryapi_vdc.h Vdc_error_t R_RVAPI_DispGammaVDC(R_RVAPI_D	R_RVAPI_DispGammaVDC			
Declaration	Synopsis	Gamr	Gamma calibration setup		
const vdc_onoff_t gam_on, const uint16_t * const gam_r_gain, const uint16_t * const gam_g_th, const uint16_t * const gam_b_gain, const uint16_t * const gam_b_th); Arguments [IN] vdc_channel_t ch VDC_CHANNEL_0 Gamma correction ON/OFF setting VDC_ON VDC_ON VDC_ON VDC_OF Gain adjustment for the R signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 2055[LSB]) IN] uint16_t * gam_g_th Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 2055[LSB]) Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time] Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time] Starting threshold value for the B	Header	r_rva	r_rvapi_vdc.h		
const vdc_onoff_t gam_on, const uint16_t * const gam_r_gain, const uint16_t * const gam_r_th, const uint16_t * const gam_g_gain, const uint16_t * const gam_b_gain, const uint16_t * const gam_g_th, const uint16_t * const gam_b_gain, const uint16_t * const gam_g_th, const uint16_t * const gam_g_gain, const uint16_t * const gam_gain, const	Declaration	vdc	c_error_		
Const uint16_t * const gam_r_gain, const uint16_t * const gam_r_th, const uint16_t * const gam_g_in, const uint16_t * const gam_g_in, const uint16_t * const gam_g_gain, const uint16_t * const gam_b_gain, const uint16_t * const gam_b_gain, const uint16_t * const gam_b_gain, const uint16_t * const gam_b_th); Arguments					
Const uint8_t					
const uint16_t * const gam_g_gain, const uint8_t * const gam_g_th, const uint16_t * const gam_b_gain, const uint16_t * const gam_b_th); Arguments [IN] vdc_channel_t ch					
const uint8_t * const gam_g_th, const uint16_t * const gam_b_gain, const uint16_t * const gam_b_gain, const uint8_t * const gam_b_gain, const uint16_t * const gam_b_th); Arguments [IN] vdc_channel_t ch VDC_CHANNEL_0 Gamma correction ON/OFF setting VDC_OFF Gain adjustment for the R signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the R signal areas 1 to 31 Unsigned (0 to 255[LSB]) IN] uint16_t * gam_g_th Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 255[LSB]) Unsigned (0 to 255[LSB]) IN] uint16_t * gam_b_gain Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Starting threshold value for the B signal areas 1 to 31 Start					
Arguments [IN] vdc_channel_t ch [IN] vdc_onoff_t gam_on [IN] vdc_onoff_t gam_on [IN] uint16_t * gam_r_gain, [IN] uint8_t * gam_g_gain [IN] uint8_t * g					
Arguments [IN] vdc_channel_t ch : VDC channel					
Arguments [IN] vdc_channel_t ch : VDC_channel					
 VDC_CHANNEL_0 Gamma correction ON/OFF setting VDC_ON VDC_OFF Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Unsigned (0 to 255[LSB]) Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the R signal areas 1 to 31 Unsigned (0 to 255[LSB]) Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the G signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 255[LSB]) Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Return value VDC_OK: Normal termination Channel invalid error 					
[IN] vdc_onoff_t gam_on : Gamma correction ON/OFF setting • VDC_ON • VDC_OFF [IN] uint16_t * gam_r_gain, [IN] uint8_t * gam_r_th : Gain adjustment for the R signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) : Starting threshold value for the R signal areas 1 to 31 Unsigned (0 to 255[LSB]) : Gain adjustment for the G signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) : Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) : Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 255[LSB]) : Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 255[LSB]) : Starting threshold value for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) : Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Return value VDC_ERR_PARAM_CHANNEL : Channel invalid error	Arguments	[IN]	vdc_char	nnel_t ch	: VDC channel
 VDC_ON VDC_OFF [IN] uint16_t *gam_r_gain,					 VDC_CHANNEL_0
 VDC_OFF [IN] uint16_t *gam_r_gain, [IN] uint8_t *gam_r_th Starting threshold value for the R signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the R signal areas 1 to 31 Unsigned (0 to 255[LSB]) [IN] uint16_t *gam_g_gain Gain adjustment for the G signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t *gam_g_th Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 255[LSB]) [IN] uint16_t *gam_b_gain Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) 		[IN]	vdc_onot	ff_t gam_on	: Gamma correction ON/OFF setting
[IN] uint16_t * gam_r_gain, : Gain adjustment for the R signal areas 0 to 31					_
Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t *gam_r_th : Starting threshold value for the R signal areas 1 to 31 Unsigned (0 to 255[LSB]) [IN] uint16_t *gam_g_gain : Gain adjustment for the G signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t *gam_g_th : Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 255[LSB]) [IN] uint16_t *gam_b_gain : Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t *gam_b_th : Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Return value VDC_ERR_PARAM_CHANNEL : Channel invalid error					
[IN] uint8_t * gam_r_th : Starting threshold value for the R signal areas 1 to 31 Unsigned (0 to 255[LSB]) [IN] uint16_t * gam_g_gain : Gain adjustment for the G signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t * gam_g_th : Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 255[LSB]) [IN] uint16_t * gam_b_gain : Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t * gam_b_th : Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Return value VDC_OK: : Normal termination VDC_ERR_PARAM_CHANNEL : Channel invalid error		[IN]	uint16_t	* gam_r_gain,	
Unsigned (0 to 255[LSB]) [IN] uint16_t * gam_g_gain : Gain adjustment for the G signal areas 0 to 31					
[IN] uint16_t * gam_g_gain : Gain adjustment for the G signal areas 0 to 31		[IN]	uint8_t	* gam_r_th	
Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t * gam_g_th : Starting threshold value for the G signal areas 1 to 31 Unsigned (0 to 255[LSB]) [IN] uint16_t * gam_b_gain : Gain adjustment for the B signal areas 0 to 31 Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) [IN] uint8_t * gam_b_th : Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Return value VDC_OK: : Normal termination VDC_ERR_PARAM_CHANNEL : Channel invalid error					
[IN] uint8_t * gam_g_th : Starting threshold value for the G signal areas 1 to 31		[IN]	uint16_t	* gam_g_gain	· · · · · · · · · · · · · · · · · · ·
Unsigned (0 to 255[LSB]) [IN] uint16_t * gam_b_gain : Gain adjustment for the B signal areas 0 to 31					-
[IN] uint16_t * gam_b_gain : Gain adjustment for the B signal areas 0 to 31		[IN]	uint8_t	* gam_g_th	
Unsigned (0 to 2047[LSB], 1024[LSB] = 1.0[time]) : Starting threshold value for the B signal areas 1 to 31 Unsigned (0 to 255[LSB]) Return value VDC_OK: : Normal termination VDC_ERR_PARAM_CHANNEL : Channel invalid error		F15.17			
[IN] uint8_t * gam_b_th : Starting threshold value for the B signal areas 1 to 31		[IN]	uint16_t	^ gam_b_gain	
Unsigned (0 to 255[LSB]) Return VDC_OK: : Normal termination value VDC_ERR_PARAM_CHANNEL : Channel invalid error		FIN IT		*	-
Return VDC_OK: : Normal termination value		[IIN]	uint8_t	" gam_b_tn	S S
value VDC_ERR_PARAM_CHANNEL : Channel invalid error					Unsigned (U to 255[LSB])
value VDC_ERR_PARAM_CHANNEL : Channel invalid error	Doturn	VDC	OK:		· Normal termination
VDC_ERR_PARAM_CHANNEL : Channel invalid error		VDC_	_OR.		. Normal termination
	value	VDC	FRR PA	RAM CHANNEI	· Channel invalid error
VDC_ERR_PARAM_BIT_WIDTH : Bit width error					: Bit width error
VDC_ERR_RESOURCE_OUTPUT : Output resource error					
Remarks	Remarks	3_			

(1) Description

This function turns on and off gamma calibration and sets the gamma calibration values and gamma calibration starting threshold values of the G/B/R signals. For gamma calibration processing, the user can configure gamma calibration ON/OFF control and gamma calibration parameter setup separately. The gamma calibration parameter values, once set, is valid until a hardware reset is effected or they are overwritten by other settings.

The following driver is used within this function:

• R_VDC_GammaCorrection ()

6.20 R_RVAPI_VideoCalibrationVDC

R_RVAPI_VideoCalibrationVDC
Synopsis Color matrix setup

Header r_rvapi_vdc.h

Declaration vdc_error_t R_RVAPI_VideoCalibrationVDC(

const vdc_channel_t ch,

const vdc_color_matrix_t * const color_matrix);

Arguments [IN] vdc_channel_t ch : VDC channel

VDC_CHANNEL_0

[IN] vdc_color_matrix_t * color_matrix : Color matrix setup parameter

Return VDC_OK: : Normal termination

value

VDC_ERR_PARAM_CHANNEL : Channel invalid error VDC_ERR_PARAM_NULL : NULL specification error

VDC_ERR_PARAM_BIT_WIDTH : Bit width error

VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error

VDC_ERR_PARAM_CONDITION : Unauthorized condition error

VDC_ERR_RESOURCE_LAYER : Layer resource error

Remarks

(1) Description

This function sets up the specified color matrix. This color matrix is used to adjust the contrast and brightness of the video input.

The following driver is used within this function:

• R_VDC_ImageColorMatrix ()

(2) Parameter details

(a) $vdc_color_matrix_t$

The members of the vdc_color_matrix_t structure are shown below.

```
typedef struct
{
    vdc_colormtx_module_t module;
    vdc_colormtx_mode_t mtx_mode;
    uint16_t offset[VDC_COLORMTX_OFFST_NUM];
    uint16_t gain[VDC_COLORMTX_GAIN_NUM];
} vdc_color_matrix_t;
```

Type/Member Name	Description
vdc_colormtx_module_t	Selects the module to be subjected to color matrix setup.
module	 VDC_COLORMTX_IMGCNT (0): Input controller
	VDC_COLORMTX_ADJ_0 (1): Image quality enhancer 0
vdc_colormtx_mode_t	Specifies the color matrix operating mode.
mtx_mode	 VDC_COLORMTX_GBR_GBR:GBR ⇒ GBR
	 VDC_COLORMTX_GBR_YCBCR:GBR ⇒ YCbCr (Note 1)
	 VDC_COLORMTX_YCBCR_GBR:YCbCr ⇒ GBR
	VDC_COLORMTX_YCBCR_YCBCR:
	YCbCr ⇒ YCbCr (Note 1)
uint16_t	Y/G, B, and R signal offset (DC) adjustment
offset[VDC_COLORMTX_OFFST_NUM]	0x0000 (-128) to 0x0080 (0) to 0x00FF (+127)
uint16_t	GG, GB, GR, BG, BB, BR, RG, RB, and RR gain adjustment
gain[VDC_COLORMTX_GAIN_NUM]	Signed (2's complement)
	-1024 to +1023[LSB], 256[LSB] = 1.0 [times]

Note 1: The operating mode in which conversion to YCbCr is performed is made available only when the input controller (VDC_COLORMTX_IMGCNT) is specified in module.

6.21 R_RVAPI_VideoSharpnessLtiVDC

R_RVAPI_VideoSharpnessLtiVDC				
Synopsis	Image enhancement processing			
Header	r_rvapi_vdc.h			
Declaration	vdc_error_t R_RVAPI_VideoSharpnessLtiVDC(
		const vdc_channel		
			v_id_t imgimprv_id,	
		const vdc_onoff_t		
			_sharp_t * const sharp_param,	
		const vdc_onoff_t	_lti_t * const lti_param,	
			rect_t * const enh_area);	
		const vac_perioa_	reet_e com_area,,	
Arguments	[IN]	vdc_channel_t ch	: VDC channel	
			 VDC_CHANNEL_0 	
	[IN]	vdc_imgimprv_id_t	: image quality enhancer ID	
		imgimprv_id	VDC_IMG_IMPRV_0:	
			Image quality enhancer 0	
	[IN]	vdc_onoff_t shp_h_on	: Sharpness ON/OFF setting	
	[IN]	vdc_enhance_sharp_t	: Sharpness parameter	
		* sharp_param		
	[IN]	vdc_onoff_t lti_h_on	: LTI ON/OFF setting	
	[IN]	vdc_enhance_lti_t * lti_param	: LTI parameter	
	[IN]	vdc_period_rect_t * enh_area	: Image quality enhancement area parameter	
Return	VDC	_OK:	: Normal termination	
value				
		_ERR_PARAM_CHANNEL	: Channel invalid error	
		_ERR_PARAM_BIT_WIDTH	: Bit width error	
		_ERR_PARAM_UNDEFINED	: Undefined parameter specification error	
		_ERR_PARAM_EXCEED_RANGE	: Out-of-value-range error	
		_ERR_IF_CONDITION	: Interface condition error	
	VDC	_ERR_RESOURCE_LAYER	: Layer resource error	
Б.				
Remarks				

rtomanto

(1) **Description**

This function sets up the sharpness ON/OFF setting and sharpness parameters, LTI ON/OFF setting and LTI parameters, and the rectangular area where sharpness and LTI are to be applied.

The following driver is used within this function:

 $\bullet \quad R_VDC_ImageEnhancement \,()$

(2) Parameter details

(a) vdc_enhance_sharp_t

The members of the vdc_enhance_sharp_t structure are shown below.

Type/Member Name	Initial Value	Description
vdc_onoff_t	VDC_OFF	Selects the LPF to be used for fold removal before H2
shp_h2_lpf_sel	(0)	edge detection.
		 VDC_OFF: Without LPF
		 VDC_ON: With LPF
vdc_sharpness_ctrl_t	-	Sharpness control parameter
hrz_sharp		Horizontal sharpness (H1, H2, H3)
[VDC_IMGENH_SHARP_NUM]		

$(b) \quad vdc_sharpness_ctrl_t$

The members of the vdc_sharpness_ctrl_t structure are shown below.

```
typedef struct
{
    uint8_t shp_clip_o;
    uint8_t shp_clip_u;
    uint8_t shp_gain_o;
    uint8_t shp_gain_u;
    uint8_t shp_core;
} vdc_sharpness_ctrl_t;
```

Type/Member Name	Initial Value	Description
uint8_t	0	Sharpness correction value clip (overshoot side)
shp_clip_o		0x0000 to 0x00FF
uint8_t	0	Sharpness correction value clip (undershoot side)
shp_clip_u		0x0000 to 0x00FF
uint8_t	0	Specifies the gain for sharpness edge amplitude value
shp_gain_o		(overshoot side)
		0x0000 (0 time) to 0x0040 (1 time) to 0x00FF (approx. 4 times)
uint8_t	0	Specifies the gain for sharpness edge amplitude value
shp_gain_u		(undershoot side)
		0x0000 (0 time) to 0x0040 (1 time) to 0x00FF (approx. 4
		times)
uint8_t	0	Specifies the active sharpness area.
shp_core		0x0000 to 0x007F

$(c) \quad \ vdc_enhance_lti_t$

The members of the vdc_enhance_lti_t structure are shown below.

Type/Member Name	Initial Value	Description
vdc_onoff_t	VDC_OFF(0)	Selects the LPF to be used for fold removal before H2
lti_h2_lpf_sel		edge detection.
		 VDC_OFF: Without LPF
		 VDC_ON: With LPF
vdc_lti_mdfil_sel_t	0	Selects the median filter pixel to be referenced
lti_h4_median_tap_sel		 VDC_LTI_MDFIL_SEL_ADJ2 (0): Reference to 2 adjacent pixels
		 VDC_LTI_MDFIL_SEL_ADJ1 (1): Reference to 1 adjacent pixel
vdc_lti_ctrl_t	-	LTI control parameter
lti[VDC_IMGENH_LTI_NUM]		Horizontal LTI (H2, H4)

$(d) \quad vdc_lti_ctrl_t$

The members of the vdc_lti_ctrl_t structure are shown below.

```
typedef struct
{
    uint8_t    lti_inc_zero;
    uint8_t    lti_gain;
    uint8_t    lti_core;
} vdc_lti_ctrl_t;
```

Type/Member Name	Initial Value	Description
uint8_t	10	Specifies the LTI correction threshold for the median filter.
lti_inc_zero		0x0000 to 0x00FF
uint8_t	0	Specifies the gain for the LTI edge amplitude value.
lti_gain		0x0000 (0 time) to 0x0040 (1 time) to 0x00FF (approx. 4 times)
uint8_t	0	LTI coring
lti_core		0x0000 to 0x00FF

$(e) \quad \ vdc_period_rect_t$

The members of the $vdc_period_rect_t$ structure are shown below.

```
typedef struct
{
    uint16_t    vs;
    uint16_t    vw;
    uint16_t    hs;
    uint16_t    hw;
} vdc_period_rect_t;
```

Type/Member Name	Initial Value	Description
uint16_t vs	0	Specifies the start position of the effective vertical image area in the enhancer effective area (in lines).
		Specify 2 lines or more.
uint16_t vw	0	Specifies the width of the effective vertical image area in the enhancer effective area (in lines).
uint16_t hs	0	Specifies the start position of the effective horizontal image area in the enhancer effective area (in clocks). Specify 4 clocks or more.
uint16_t hw	0	Specifies the width of the effective horizontal image area in the enhancer effective area (in clocks).

6.22 R_RVAPI_AlphablendingVDC

R_RVAPI_A	phable	endingVDC	
Synopsis	1bit alpha blending setup		
Header	r_rva	pi_vdc.h	
Declaration	vd	c_error_t R_RVAPI_Alphak	_
		const vdc_cha	
		const vac_lay uint8_t alpha	yer_id_t layer_id,
		uint8_t alpha	
		dinco_c dipin	
Arguments	[IN]	vdc_channel_t ch	: VDC channel
, a garriorito	[]	vao_onaot on	VDC CHANNEL 0
	[IN]	vdc_layer_id_t layer_id	: Layer ID
		_ , , _	VDC LAYER ID 0 RD
			 VDC_LAYER_ID_2_RD
			 VDC_LAYER_ID_3_RD
	[IN]	uint8_t alpha_value0	: Alpha signal of the ARGB1555/RGBA5551 format
			Alpha signal when alpha is set to '0' 0 to 255
	[IN]	uint8_t alpha_value1	: Alpha signal of the ARGB1555/RGBA5551 format
			Alpha signal when alpha is set to '1' 0 to 255
Return value	VDC.	_OK:	: Normal termination
value	VDC ERR PARAM CHANNEL		: Channel invalid error
	VDC	_ERR_PARAM_LAYER_ID	: Invalid layer ID error
	VDC.	_ERR_PARAM_NULL	: NULL specification error
	VDC.	_ERR_RESOURCE_LAYER	: Layer resource error
Remarks			

(1) **Description**

The following driver is used within this function:

• R_VDC_AlphaBlending ()

7. Function Reference(CEU)

7.1 R_RVAPI_InitializeCEU

R_RVAPI_InitializeCEU

Synopsis CEU initialization setup

Header r_rvapi_ceu.h

Declaration void R_RVAPI_InitializeCEU(void);

Arguments [IN] None :

Return

None

value

Remarks

(1) Description

This function releases the CEU standby mode, enables interrupts, and sets up the interrupt handler.

The following driver is used within this function:

• R_CEU_Initialize ()

7.2 R_RVAPI_TerminateCEU

R_RVAPI_TerminateCEU

Synopsis CEU termination setup

Header r_rvapi_ceu.h

Declaration void R_RVAPI_TerminateCEU(void);

Arguments [IN] None :

Return

None

value

Remarks

(1) Description

This function enables the CEU standby mode, disables interrupts, and releases the interrupt handler.

The following drivers are used within this function:

- R_CEU_InterruptDisable ()
- R_CEU_Terminate ()

7.3 R_RVAPI_PortSettingCEU

R_RVAPI_P	ortSettingCEU		
Synopsis	Video input pin setup		
Header	r_rvapi_ceu.h		
Declaration	<pre>void R_RVAPI_PortSettingCEU(</pre>		
	<pre>void (* const port_func)(uint32_t));</pre>		
Arguments	[IN] void (* const port_func) (uint32_t) : Pointer of function to set the video input pins.		
Return value	None		
Remarks			

(1) Description

The callback function to be set up with this function must configure the pins that are necessary for the CEU to capture video image. This function must have been called by the time the CEU starts image capturing as shown in Figure 7-1.




Figure 7-1 Timing When Configuring the CEU's Video Input Pins

7.4 R_RVAPI_OpenCEU

R_RVAPI_OpenCEU

Synopsis Image capturing setup

Header r_rvapi_ceu.h

Declaration ceu_error_t R_RVAPI_OpenCEU(

const ceu_config_t * const config);

Arguments [IN] ceu_config_t * config : Configuration

Do not specify NULL.

Return CEU_OK : Normal termination

value

CEU_ERR_PARAM : config or cap is set to NULL,

cap and clp values are out of valid range.

Remarks

(1) Description

This function is used to select the CEU capture mode, set up the capture size, and set up the interface with the external module. There are some parameters that need no configuration depending on the capture mode selected. Table 7-1 lists the parameters that may not be set up.

Table 7-1 Parameters that need not be Set up Depending on the Selected Capture Mode

Capture Mode Selection ceu_jpg_t jpg	Image Capture Mode	Data Synchronous Fetch Mode	Data Enable Fetch Mode
ceu_dtif_t dtif	✓	✓	✓
ceu_sig_pol_t vdpol	✓	✓	Need not be set.
ceu_sig_pol_t hdpol	✓	✓	Need not be set.
ceu_dtary_t dtary	✓	✓ (Note1)	✓ (Note1)
ceu_cap_rect_t * cap	✓	✓	Need not be set.
ceu_clp_t * clp	✓	Need not be set.(Note 2)	Need not be set.
ceu_onoff_t cols/ cows/ cobs	✓	✓	✓

Note 1: CEU_CB0_Y0_CR0_Y1 must be set up by the driver.

Note 2: The driver must set vfclp to vwdth and hfclp to hwdth/2 for the 8-bit interface.

For the 16-bit interface, the driver must set vfclp to vwdth and hfclp to hwdth.

The following drivers are used within this function:

- R_CEU_Open ()
- R_CEU_InterruptEnable ()

(2) Parameter details

$(a) \quad \quad ceu_config_t$

The members of the ceu_config_t structure are shown below.

```
typedef struct
   ceu_jpg_t
                      jpg;
   ceu_dtif_t
                     dtif;
   ceu_sig_pol_t
                     vdpol;
                     hdpol;
   ceu_sig_pol_t
   ceu_dtary_t
                     dtary;
                    * cap;
   ceu_cap_rect_t
                    * clp;
   ceu_clp_t
                      cols;
   ceu_onoff_t
   ceu_onoff_t
                      cows;
   ceu_onoff_t
                      cobs;
} ceu_config_t;
```

Type/Member Name De

Description

rype/wember name	Description	
ceu_jpg_t jpg	Capture mode selection • CEU_IMAGE_CAPTURE_MODE	
	Image capture mode	
	CEU_DATA_SYNC_MODE	
	Data synchronous fetch mode	
	CEU DATA ENABLE MODE	
	Data enable fetch mode	
ceu_dtif_t dtif	Specifies the pins to be used to input the digital image to be captured.	
	CEU_8BIT_DATA_PINS	
	8-bit interface	
	CEU_16BIT_DATA_PINS	
	16-bit interface	
ceu_sig_pol_t vdpol	Specifies the sensing polarity of the vertical sync signal from the external module.	
	CEU_HIGH_ACTIVE	
	Senses the vertical sync signal from the external module (VD) as a high active signal.	
	CEU_LOW_ACTIVE	
	Senses the vertical sync signal from the external module (VD) as a low active signal.	
ceu_sig_pol_t hdpol	Specifies the sensing polarity of the horizontal sync signal from the external module.	
	CEU_HIGH_ACTIVE	
	Senses the horizontal sync signal from the external module (HD) as a high active signal.	
	CEU_LOW_ACTIVE	
	Senses the vertical sync signal from the external module (HD) as a low active signal.	
ceu_dtary_t dtary	Specifies the order in which the luminance and color difference components are to be input.	
	Specify CEU_CB0_Y0_CR0_Y1 for the data synchronous and data enable fetch modes.	
	(With the 8-bit interface)	
	(With the orbit interface)	

	The image input data is fetched in the order of Cb0, Y0, Cr0, and Y1.
	 CEU_CR0_Y0_CB0_Y1
	The image input data is fetched in the order of Cr0, Y0, Cb0, and Y1.
	• CEU_Y0_CB0_Y1_CR0
	The image input data is fetched in the order of Y0, Cb0, Y1, and Cr0.
	• CEU_Y0_CR0_Y1_CB0
	The image input data is fetched in the order of Y0, Cr0, Y1, and Cb0.
	(With the 16-bit interface)
	• CEU_CB0_Y0_CR0_Y1
	The image input data is fetched in the order of {Cb0, Y0} and {Cr0, Y1}.
	• CEU_CR0_Y0_CB0_Y1
	The image input data is fetched in the order of {Cr0, Y0} and {Cb0, Y1}.
	• CEU_Y0_CB0_Y1_CR0
	The image input data is fetched in the order of {Y0, Cb0} and {Y1, Cr0}.
	• CEU_Y0_CR0_Y1_CB0
	The image input data is fetched in the order of {Y0, Cr0} and {Y1, Cb0}.
ceu_cap_rect_t * cap	Specifies the capture size.
	This member needs to be set up when the image capture mode or data synchronous fetch mode is selected.
	Specify NULL if the member need not be set up.
ceu_clp_t * clp	Filter size clip setting.
	This member needs to be set up when the image capture mode is selected.
	Specify NULL if the member need not be set up.
ceu_onoff_t cols	32-bit swap
ceu_onoff_t cows	16-bit swap
ceu_onoff_t cobs	8-bit swap

$(b) \quad ceu_cap_rect_t$

The members of the ceu_cap_rect_t structure are shown below. These members need to be set up when the image capture mode or data synchronous fetch mode is selected.

```
typedef struct
{
    uint32_t vofst;
    uint32_t vwdth;
    uint32_t hofst;
    uint32_t hwdth;
} ceu_cap_rect_t;
```

Type/Member Name	Description		
uint32_t vofst	Specifies the capture position with the number of HDs from the vertical sync signal [in 1HD units].		
	Specify a number 4095 or smaller.		
uint32_t vwdth	Specifies the capture period in the ver	tical direction [in 4HD units].	
	Specify a number not greater than 192	20.	
uint32_t hofst	Specifies the capture position with the number of cycles from the horizontal sync signal [in 1cycle units].		
	Specify a number 8191 or smaller.		
uint32_t hwdth	Specifies the capture period in the horizontal direction. (With the 8-bit interface)		
	In image capture mode:	[8 cycle units]: 5,120 cycles or smaller	
	In data synchronous fetch mode:	[4 cycle units]: 2,560 or smaller	
	(With the 16-bit interface)		
	In image capture mode:	[4 cycle units]: 2,560 cycles or smaller	
	In data synchronous fetch mode:	[2 cycle units]: 1,280 or smaller	

$(c) \quad ceu_clp_t$

The members of the ceu_clp_t structure are shown below.

These members need to be set up when the image capture mode is selected.

```
typedef struct
{
    uint32_t vfclp;
    uint32_t hfclp;
} ceu_clp_t;
```

Type/Member Name Description

- 7	
uint32_t vfclp	Clip value of the vertical direction filter output size [in 4 pixel units]
uint32_t hfclp	Clip value of the horizontal direction filter output size [in 4 pixel units]

R01AN4476EJ0101 Rev.1.01 Dec. 28, 2018



(3) About the configuration of the capture size

Given below is an explanation of the capture size configuration (cap) to be made when connecting a CMOS camera which generates YCbCr422 format video output.




Figure 7-2 Timing of the Signals Output from the Camera

The timing of the camera-output signals is shown in Figure 3-1. This figure shows that since the image data is output from the camera at the same timing when the horizontal sync signals (Hsync)/vertical sync signal (Vsync) rise, hofst/vofst which indicates the image capture position are set to 0.

While the value of vwdth indicating the vertical image capture period is 480 which is the same as the height of the image, the value of hwdth, which indicates the horizontal image capture period, varies depending on the number of clocks that are required to capture 1 pixel.

When an 8-bit interface is attached, since the number of clocks required to capture 2 [pixels] is 4 [clks] (twice), the value of hwdth turns to 640 x 2 [clks].

When a 16-bit interface is attached, since the number of clocks required to capture 2 [pixels] is 2 [clk] (the same value), the value of hwdth turns to 640 [clks].

Figure 7-3 shows a configuration example for a 8-bit interface.

```
Image capture mode
                                       Data synchronous fetch mode
                                                                             Data enable fetch mode
ceu_config_t config;
                                       ceu_config_t config;
                                                                             ceu_config_t config;
ceu_cap_rect_t cap;
                                       ceu_cap_rect_t cap;
ceu_clp_t
             clp;
                                       config.jpg =
                                                                             config.jpg =
config.jpg =
CEU_IMAGE_CAPTURE_MODE;
                                       CEU_DATA_SYNC_MODE;
                                                                             CEU_DATA_ENABLE_MODE;
cap.hofst = 0u;
                                       cap.hofst = 0u;
                                                                             config.cap = NULL;
cap.vofst = 0u;
                                       cap.vofst = 0u;
cap.hwdth = 640u^* 2u;
                                       cap.hwdth = 640u^* 2u;
                                                                             config.clp = NULL;
cap.vwdth = 480u;
                                       cap.vwdth = 480u;
config.cap = ∩
                                       config.cap = ∩
clp.hfclp = 640u;
                                       config.clp = NULL;
clp.vfclp = 480u;
config.clp = &clp;
```

Figure 7-3 Sample Parameter Settings (8-bit Interface)

Figure 7-4 shows a configuration example for a 16-bit interface.

```
Image capture mode
                                       Data synchronous fetch mode
                                                                             Data enable fetch mode
ceu_config_t config;
                                       ceu_config_t config;
                                                                             ceu_config_t config;
ceu_cap_rect_t cap;
                                       ceu_cap_rect_t cap;
ceu_clp_t
             clp;
config.jpg
                                        config.jpg =
                                                                             config.jpg =
CEU_IMAGE_CAPTURE_MODE;
                                       CEU_DATA_SYNC_MODE;
                                                                             CEU_DATA_ENABLE_MODE;
cap.hofst = 0u;
                                       cap.hofst = 0u;
                                                                             config.cap = NULL;
cap.vofst = 0u;
                                       cap.vofst = 0u;
cap.hwdth = 640u;
                                       cap.hwdth = 640u;
                                                                             config.clp = NULL;
cap.vwdth = 480u;
                                       cap.vwdth = 480u;
config.cap = ∩
                                       config.cap = ∩
                                       config.clp = NULL;
clp.hfclp
         = 640u;
         = 480u;
clp.vfclp
config.clp = &clp;
```

Figure 7-4 Sample Parameter Settings (16-bit Interface)

7.5 R_RVAPI_CaptureStartCEU

R_RVAPI_CaptureStartCEU

Synopsis	Frame capture start
Header	r_rvapi_ceu.h
Declaration	<pre>ceu_error_t R_RVAPI_CaptureStartCEU(</pre>
	<pre>const void * cayr,</pre>
	<pre>const void * cacr,</pre>
	uint32_t chdw);

Arguments [IN] void * cayr : Data storage area address specification 1

Do not specify NULL.

• In image capture mode

Address of the area for storing the capture data luminance component data [in 4 byte units]

Data synchronous fetch mode

Address of data storage area [in 4 byte units]

In data enable fetch mode

Address of data storage area [in 32 byte units]

[IN] void * cacr : Data storage area address specification 2

This member needs to be set up when the image capture

mode is selected.

Address of the area for storing the capture data color

difference component data [in 4 byte units]

[IN] uint32_t chdw : Data buffer stride [bytes]

• In image capture mode

Capture data buffer stride [in 4 byte units]

Data synchronous fetch mode

— (For the 8-bit interface)

Specify horizontal capture period (hwdth).

(For the 16-bit interface)

Specify horizontal capture period (hwdth) x 2.

Return CEU_OK : Normal termination

value

CEU_ERR_PARAM : cayr/ cacr set to NULL. (Note 1)

: cayr/ cacr values are out of valid range.

: chdw value is out of valid range.

: The function is called again during capture processing.

Remarks

(1) Description

This function starts capturing one frame. Since this function is of asynchronous type, it is necessary to use function described in "7.6 R_RVAPI_CaptureStopCEU ()" to identify the completion of the 1-frame capturing.

The following driver is used within this function:

• R_CEU_Execute ()

7.6 R_RVAPI_CaptureStopCEU

R_RVAPI_CaptureStopCEU

Synopsis Capture stop Header r_rvapi_ceu.h

Arguments [in] None

Return value CEU_OK : Normal termination

Remarks

(1) **Description**

This function stops the capture.

The following driver is used within this function:

• R_CEU_Stop ()

7.7 R_RVAPI_InterruptEnableCEU

R_RVAPI_CaptureStopCEU				
Synopsis	Capture termination			
Header	r_rvapi_ceu.h			
Declaration	<pre>ceu_error_t R_RVAPI_InterruptEnableCEU(</pre>			
Arguments	<pre>[in] ceu_int_type_t int_type [in] callback void (*callback)(ceu_int_type_t)</pre>	: :		
Return value	CEU_OK CEU_ERR_PARAM	: Normal termination : Callback function is NULL		
Remarks				

(1) **Description**

This function takes the following actions: When using two or more types of interrupts, specify the correct ceu_int_type_t type definitions separated by ORs. The types of interrupts specified in the argument of the callback function will become identifiable.

The following driver is used within this function:

• R_CEU_Stop ()

8. Function Reference(MIPI)

8.1 R_RVAPI_InitializeMIPI

R_RVAPI_InitializeMIPI

Synopsis MIPI initialization setup

Header r_rvapi_mipi.h

Declaration void R_RVAPI_InitializeMIPI(void);

Arguments [IN] None :

Return value None

Remarks

(1) **Description**

This function release MIPI and VIN standby mode, enables interrupts, and sets up the interrupt handler.

The following driver is used within this function.

• R_MIPI_Initialize ()

8.2 R_RVAPI_TerminateMIPI

R_RVAPI_TerminateMIPI

Synopsis MIPI termination setup

Header r_rvapi_mipi.h

Declaration void R_RVAPI_TerminateMIPI(void);

Arguments [IN] None :

Return value None

Remarks

(1) Description

This function enables MIPI and VIN standby mode, disables interrupts, and releases the interrupt handler.

The following drivers are used within this function.

- R_MIPI_InterruptDisable ()
- R_MIPI_Close ()

8.3 R_RVAPI_OpenMIPI

```
R_RVAPI_OpenMIPI
Synopsis
            MIPI capture setup
Header
            r_rvapi_mipi.h
Declaration
              e_mipi_error_t R_RVAPI_OpenMIPI(const st_mipi_param_t * const
              config);
                                           : コンフィグレーションデータ
Arguments
            [IN]
                 const st_mipi_param_t *
                  const config
                                             NULL は設定しないでください
Return value
            MIPI OK
                                           : Normal termination
            MIPI_PARAM_ERR
                                           : Argument is NULL
Remarks
```

(1) Description

This function sets up MIPI capture settings such as capture lane, capture format, PHY settings, and so on.

The following driver is used within this function.

• R_MIPI_Open ()

(2) Parameter details

```
st_mipi_param_t structure is described as below.
```

Type / Member Name	Description	
uint8_t	Number of transfer lane (T.B.D: Fixed 1 at current ver.) (Note)	
mipi_lanenum	1: 1 lane operation	
	2: 2lane parallel operation	
uint8_t	Virtual channel	
mipi_vc	0~3	
	Enabled virtual channel number	
uint8_t	Input method (T.B.D: Fixed MIPI_PROGRESSIVE at current ver.) (Note)	
mipi_interlace	MIPI_PROGRESSIVE: Progressive	
	MIPI_INTERLACE: Interlace	
uint8_t	Lane swapping (T.B.D: Fixed 0 at current ver.) (Note)	
mipi_laneswap	0 : Disable lane swapping	
	1 : Enable lane swapping	
uint16_t	Even field number	
mipi_frametop	$0x0000\sim 0xFFFF$	
	This value is to detect top field of interlace image	
	Set the ID of head line synchronous packet	
uint16_t	MIPI transfer rate(MHz) (T.B.D: Fixed 80 at current ver.) (Note)	
mipi_outputrate	80~1000	
	Set the MIPI transfer rate	

Note: These parameters are not supported at current driver version. Regarding each parameter, please use the fixed value which is indicated in the table.

Even-field number (mipi_frametop) is available when the input method (mipi_interlace) set as MIPI_INTERLACE.

Virtual channel (mipi_vc) means the channel which transfers data from camera.

8.4 R_RVAPI_InterruptEnableMIPI

R_RVAPI_InterruptEnableMIPI				
Synopsis	Interrupt enable setting			
Header	r_rvapi_mipi.h			
Declaration	n e_mipi_error_t R_RVAPI_InterruptEnableMIPI(const st_mipi_int_t * const param);			
Arguments	[IN] const st_mipi_int_t * const param	: Interrupt setting Do not specify NULL		
Return value	MIPI_OK MIPI_PARAM_ERR	: Normal termination : Argument is NULL		
Remarks				

(1) Description

This function takes the following actions. When using two or more types of interrupts, specify the correct e_mipi_interrupt_type_t type definitions separated by ORs. The types of interrupts specified in the argument of the callback function will become identifiable.

- Enable MIPI interrupt which specified by argument.
- Store callback function which specified by argument.

The following driver is used within this function.

• R_MIPI_InterruptEnable ()

(1) Parameter Details

```
(a) st_mipi_int_t
st_mipi_int_t structure is described as below.

typedef struct
{
    e_mipi_interrupt_type_t type;
    void (* p_mipiCallback) (e_mipi_interrupt_type_t interrupt_flag);
    void (* p_vinCallback) (e_mipi_interrupt_type_t interrupt_flag);
    uint32_t line_num;
} st_mipi_int_t;
```

Type / Member Name	Description
e_mipi_interrupt_type_t	Interrupt factor of MIPI and VIN
type	Choice the MIPI and VIN interrupt factor needed.
void (* p_mipiCallback)	MIPI interrupt callback function
(e_mipi_interrupt_type_t	Callback function which is called when MIPI interrupt occurs.
interrupt_flag)	Do not specify NULL.
void (* p_vinCallback)	VIN Interrupt callback function
(e_mipi_interrupt_type_t	Callback function which is called when VIN interrupt occurs.
interrupt_flag)	Do not specify NULL.
uint32_t	Line number for scan line interrupt
line_num	0x0000~0x07FF
	Set the line number in the case of type is VIN_INT_SCANLINE.

} e_mipi_interrupt_type_t;

Enumeration constant	Value	Description
MIPI_INT_LESS_THAN_WC	00000001H	Length of payload data of a long packet is less than the WC value
MIPI_INT_AFIFO_OF	00000002H	an overflow of the asynchronous FIFO, which stores the HS data sent from the PHY
MIPI_INT_VD_START	00000004H	Start of VD output from the CSI2 (a frame start interrupt)
MIPI_INT_VD_END	H80000000	End of VD output from the CSI2 (a frame end interrupt)
MIPI_INT_SHP_STB	00000010H	Short packet reception interrupt
MIPI_INT_FSFE	00000020H	Frame packet reception interrupt
MIPI_INT_LNP_STB	00000040H	Long packet reception interrupt
MIPI_INT_CRC_ERR	H08000000	CRC error interrupt
MIPI_INT_HD_WC_ZERO	00000100H	WC (word count) zero interrupt
MIPI_INT_FRM_SEQ_ERR1	00000200H	Frame sequence error 1 interrupt
		(Received an illegal Frame End packet)
MIPI_INT_FRM_SEQ_ERR0	00000400H	Frame sequence error 0 interrupt
		(Received an illegal Frame Start packet)
MIPI_INT_ECC_ERR	H00800000	ECC error interrupt
MIPI_INT_ECC_CRCT_ERR	00001000H	ECC 1-bit correction interrupt
MIPI_INT_ULPS_START	00002000H	Ultra-low power data transfer start interrupt
MIPI_INT_ULPS_END	00004000H	Ultra-low power data transfer end interrupt
MIPI_INT_ERRSOTHS	H00080000	Synchronized SOT (start of transfer) error interrupt during HS reception.
MIPI_INT_ERRSOTSYNCHS	00010000H	Non-synchronizable SOT (start of transfer) error
		interrupt during HS reception
MIPI_INT_ERRESC	00020000H	Escape mode entry error interrupt
MIPI_INT_ERRCONTROL	00040000H	PHY control error interrupt
VIN_INT_FIELD2	00100000H	Field interrupt
VIN_INT_VSYNC_FALL	00200000H	VSYNC falling edge detect interrupt
VIN_INT_VSYNC_RISE	00400000H	VSYNC rising edge detect interrupt
VIN_INT_FIELD	H00000800	Field switching interrupt
VIN_INT_SCANLINE	01000000H	Scanline interrupt
VIN_INT_FRAME	02000000H	End of frame interrupt
VIN_INT_FIFO_OF	04000000H	FIFO overflow interrupt

8.5 R_RVAPI_SetupMIPI

R_RVAPI_SetupMIPI Synopsis VIN capture setup Header r_rvapi_mipi.h Declaration e_mipi_error_t R_RVAPI_SetupMIPI(const st_vin_setup_t * const setup); Arguments [IN] const st_vin_setup_t * const : Configuration data Do not specify NULL Return value MIPI OK : Normal termination MIPI_PARAM_ERR : The vin_setup is illegal or out of range. Remarks

(1) Description

This function set up the capture area such as clipping area and so on.

The following driver is used within this function.

• R_MIPI_Setup ()

(1) Parameter details

```
(a) st_vin_setup_t
st_vin_setup_t structure is described as below.
 typedef struct
     st_vin_preclip_t vin_preclip;
     uint8_t
                           vin_inputformat;
     uint8 t
                           vin outputformat;
     uint8 t
                          vin_outputendian;
     uint8_t
                          vin_interlace;
     uint16_t
                          vin_stride;
                           vin ycoffset;
     uint16 t
     e_vin_input_align_t vin_input_align;
     e_vin_output_swap_t vin_output_swap;
 } st_vin_setup_t;
```

Type / Member Name	Description		
st_vin_preclip_t	Pre-clip area		
vin_preclip	Pre-clip area setting for capture image.		
	Refer the "st_vin_preclip_t structure" for more detail.		
uint8_t	Input format		
vin_inputformat	VIN_INPUT_YCBCR422_8: YUY (=YCbCr422 8bit)		
	VIN_INPUT_YCBCR422_8I: UYVY		
	VIN_INPUT_RAW8: RAW 8bit		
uint8_t	Input format		
vin_outputformat	VIN_OUTPUT_YCBCR422_8: YUY (=YCbCr422 8bit)		
	VIN_OUTPUT_Y8_CbCr: YC separation,		
	YCbCr422(Y 8bit, Cb/Cr 8bit)		
	VIN_OUTPUT_Y8: YC separation, Y data(8bit)		
	VIN_OUTPUT_RAW8: RAW 8bit		
uint8_t	Endian type		
vin_outputendian	VIN_OUUPUT_EN_LITTLE: Little endian		
	VIN_OUTPUT_EN_BIG: Big endian		
uint8_t	Interlace mode		
vin_interlace	VIN_INTERLACE_ODD: Odd-field capture mode		
	VIN_INTERLACE_EVEN: Even-field capture mode		
	VIN_INTERLACE_BOTH: Odd-/even-field capture mode		
	VIN_PROGRESSIVE: Progressive capture mode		
uint16_t	Stride size of image		
vin_stride	More than 32 (Multiples of 32)		
	Set the stride size of output image		
uint16_t	UV data address offset (T.B.D: Fixed 0 at current ver.) (Note)		
vin_ycoffset	$0\sim$ multiple of 128		
	Set the transfer offset address of UV data when the output format is		
	set as YC separation.		
vin_input_align_t	YCbCr422 input data alignment		
vin_input_align	MIPI_Y_UPPER: Y in the upper bits and CbCr in the lower bits.		
-	MIPI_CB_UPPER: CbCr in the upper bits and Y in the lower bits.		
vin_output_swap_t	Output Data Byte Swap Mode		
vin_output_swap	VIN_SWAP_OFF: Bytes are not swapped in output data.		
	VIN_SWAP_ON: Bytes are swapped in output data.		

The endian type (vin_outputendian) is used when output the image data to outside memory.

Stride of image (vin_stride) should be set horizontal pre-clip size (vin_preclip_endx - vin_preclip_startx) or more. The horizontal pre-clip size is set by vin_preclip_endx and vin_preclip_startx of st_vin_preclip_t structure,

So, set the "vin_stride" that satisfy the following condition.

vin_stride >= vin_afterclip_size_x

Also, depending on the output format (vin_outputformat), it is necessary to set the parameters as follows about the stride size of image.

Output format	Setting unit (pixel)
VIN_OUTPUT_YCBCR422_8	64
VIN_OUTPUT_Y8_CbCr8	128
VIN_OUTPUT_Y8	128
VIN_OUTPUT_RAW8	64

The stride size of image is written to VnIS register by MIPI driver. In the case of output format is VIN_OUTPUT_RAW8, MIPI driver writes the value of the stride size of image divided by 2, to VnIS register due to hardware specification.

Type / Member Name Description uint16 t Start line (vertical direction) $0\sim$ 2046 (In the case of scaling: $0\sim$ 2044) vin_preclip_starty The value 0 means the first valid line. uint16 t End line (vertical direction) $1\sim2047$ (In the case of scaling: $3\sim2047$) vin_preclip_endy Start pixel (horizontal direction) uint16_t Even value between 0 to 2042 vin_preclip_startx uint16_t End pixel (horizontal direction) Odd value between 5 to 2047 vin_preclip_endx

The number of lines of vertical direction should be more than 2 lines in pre-clipped area, so, set the "vin_preclip_endy" and "vin_preclip_starty" that satisfy the following conditions.

```
(vin preclip endy - vin preclip starty) >= 1
```

In the case of vertical or horizontal scaling specified, set the "vin_preclip_endy" and "vin_preclip_starty" that satisfy the following conditions.

```
(vin_preclip_endy - vin_preclip_starty) >=3
```

The number of pixels of horizontal direction should be even value greater than 6 in pre-clipped area, so, set the "vin_preclip_endx" and "vin_preclip_startx" that satisfy the following conditions. And result of following should be odd-value.

(vin_preclip_endx - vin_preclip_startx) >=5




Figure 8-1 Image of pre-clipped area

8.6 R_RVAPI_SetBufferMIPI

R_RVAPI_SetBufferMIPI

Synopsis Capture buffer setting

Header r_rvapi_mipi.h

Declaration e_mipi_error_t R_RVAPI_SetBufferMIPI(const uint8_t buffer_no,

const uint8_t * const buffer);

Arguments [IN] const uint8_t buffer_no : MB register number

0: MB1, 1:MB2, 2:MB3

const uint8_t * const buffer : Capture buffer address

Return value MIPI OK : Normal termination

MIPI_PARAM_ERR : Argument is NULL

MIPI_STATUS_ERR : Driver internal status is illegal.

Remarks

(1) Description

This function sets the buffer address to MB1-MB3 of VIN according the first argument.

The following driver is used within this function.

• R_MIPI_SetBufferAdr ()

8.7 R_RVAPI_CaptureStartMIPI

R_RVAPI_CaptureStartMIPI

Synopsis Capture start Header r_rvapi_mipi.h

Arguments [IN] none

Return value MIPI_OK : Normal termination

MIPI_STATUS_ERR : Driver internal status is illegal.

Remarks

(1) Description

This function starts continuous capturing. Since this function is of asynchronous type, it is necessary to use function described in "8.4 R_RVAPI_InterruptEnableMIPI" to identify the completion of the frame capturing.

The following driver is used within this function.

• R_MIPI_CaptureStart()

8.8 R_RVAPI_CaptureStopMIPI

R_RVAPI_CaptureStopMIPI

Synopsis Capture stop Header r_rvapi_mipi.h

Declaration e_mipi_error_t R_RVAPI_CaptureStopMIPI(void);

Arguments None

Return value MIPI_OK : Normal termination

MIPI_STATUS_ERR : Driver internal status is illegal.

Remarks

(1) **Description**

This function stops capturing one frame.

The following driver is used within this function.

• R_MIPI_CaptureStop ()

Function Reference (SPEA) 9.

9.1 R_RVAPI_GraphCreateSurfaceSPEA

R RVAPI GraphCreateSurfaceSPEA Synopsis Display area generation(SPEA) Header r_rvapi_spea.h Declaration vdc_error_t R_RVAPI_GraphCreateSurfaceSPEA(const vdc channel t ch, const gr_surface_disp_config_t * const gr_disp_cnf); : VDC channel Arguments [IN] vdc_channel_t ch • VDC_CHANNEL_0 [IN] gr_surface_disp_config_t * : Graphics display area settings gr_disp_cnf Return VDC_OK: : Normal termination value VDC_ERR_PARAM_CHANNEL : Channel invalid error VDC_ERR_PARAM_LAYER_ID : Invalid layer ID error Not setting VDC_LAYER_ID_0_RD VDC_ERR_PARAM_NULL : NULL specification error : Bit width error VDC_ERR_PARAM_BIT_WIDTH VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error : Out-of-range error

VDC_ERR_PARAM_EXCEED_RANGE

VDC_ERR_PARAM_CONDITION : Unauthorized condition error

VDC_ERR_RESOURCE_LAYER : Layer resource error

Remarks

(1) Description

This function makes settings for displaying the memory contents allocated in the buffer.

The following drivers are used within this function.

- R_VDC_ReadDataControl ()
- R_VDC_StartProcess()

9.2 R_RVAPI_WindowOffsetSPEA

R_RVAPI_WindowOffsetSPEA			
Synopsis	Setting offset position for SPEA Window		
Header	r_rvapi_spea.h		
Declaration	<pre>spea_error_t R_RVAPI_WindowOffsetSPEA(</pre>		
Arguments	[IN] vdc	c_layer_id_t layer_id	 : Layer ID VDC_LAYER_ID_2_RD VDC_LAYER_ID_3_RD Not setting VDC_LAYER_ID_0_RD
	[IN] uint	t16_t offset_x	: Set offset_x 0 or more and 2047 or less in units of 2[pixels].
	[IN] uint	t16_t offset_y	: Set offset_y 0 or more and 8191 or less.
Return value	SPEA_OK:		: Normal termination.
SPEA ERF		RR_PARAM_LAYER_ID	: Invalid layer ID error
		RR_PARAM	: No permission condition error
Remarks			•

(1) **Description**

This function performs the following processing related to data read control.

Sets the arrangement of VDC(layers 2 and 3) display areas for the SPEA virtual frame.

The following driver is used within this function.

• R_SPEA_WindowOffset()

9.3 R_RVAPI_SetWindowSPEA

R_RVAPI_SetWindowSPEA			
Synopsis	Setting parameter for SPEA Window		
Header	r_rvapi_spea.h		
Declaration	sp	ea_error_t R_RVAPI_Set	
			_layer_id_t layer_id,
			a_window_id_t window_id,
			a_onoff_t sken,
			a_sklym_t * size,
			a_skpsm_t * pos, d * buffer);
		Const voi	d " buller),
Arguments	[IN]	vdc_layer_id_t	: Layer ID
		layer_id	 VDC_LAYER_ID_2_RD
			 VDC_LAYER_ID_3_RD
			 Not setting VDC_LAYER_ID_0_RD
	[IN]	spea_window_id_t	: SPEA ID
		window_id	 WINDOW_00 ~ WINDOW15:Window ID
	[IN]	spea_onoff_t	: SPEA Window ON/OFF
		sken	SPEA_ON
			SPEA_OFF
	[IN]	spea_sklym_t	: Window size
		* size	 Set offset_x 0 or more and 2047 or less in units of 2[pixels].
			 Set offset_y 0 or more and 8191 or less.
	[IN]	spea_skpsm_t	: Window start position
		* pos	Set offset_x in units of 2[pixels].
			And, Error occur if the result of adding offset_x set in
			R_RVAPI_WindowOffsetSPEA to pos.x is not 0 or
			more but 2047 or less.
			Error occur if the result of adding offset_y set in
			R_RVAPI_WindowOffsetSPEA to pos.y is not 0 or
			more but 8191 or less.
	[IN]	void * buffer	: Window read buffer address
			Specify 8 byte alignment address.
Return	SPE	A_OK:	: Normal termination
value	ODE	A EDD DADAM I AVED ID	Invalid laver ID arres
		A_ERR_PARAM_LAYER_ID	: Invalid layer ID error
Damesta	SPE	A_ERR_PARAM	: No permission condition error
Remarks			

(1) **Description**

This function performs the following processing related to data read control.

Display / Hide SPEA Window

SPEA Window start position, size, setting of read buffer

VDC frame buffer burst transfer mode setting (SPEA_ON:128bytes SPEA_OFF:32bytes transfer)

The following driver is used within this function.

• R_SPEA_SetWindow()

9.4 R_RVAPI_WindowUpdateSPEA

R_RVAPI_WindowUpdateSPEA

Synopsis SPEA Window parameter update request

Header r_rvapi_spea.h

Declaration spea_error_t R_RVAPI_WindowUpdateSPEA(

const vdc_layer_id_t layer_id);

Arguments [IN] vdc_layer_id_t : Layer ID

layer_id • VDC_LAYER_ID_2_RD

VDC_LAYER_ID_3_RD

Not setting VDC_LAYER_ID_0_RD

Return SPEA_OK: : Normal termination

value

SPEA_ERR_PARAM_LAYER_ID : Invalid layer ID error

Remarks

(1) **Description**

This function performs the following processing related to data read control.

SPEA Window parameter update request

The following driver is used within this function.

• R_SPEA_WindowUpdate()

9.5 R_RVAPI_GraphCreateSurfaceRLE

R_RVAPI_GraphCreateSurfaceRLE

Synopsis Display area generation(RLE)

Header r_rvapi_spea.h

Declaration vdc_error_t R_RVAPI_GraphCreateSurfaceRLE(

const vdc_channel_t ch,

const gr_surface_disp_config_t * const gr_disp_cnf);

Arguments [IN] vdc_channel_t ch : VDC channel

VDC_CHANNEL_0

: Normal Termination

[IN] gr_surface_disp_config_t * : Graphics display area setting

gr_disp_cnf

Return VDC_OK:

value

VDC_ERR_PARAM_CHANNEL : Channel invalid error VDC_ERR_PARAM_NULL : NULL specification error

VDC_ERR_PARAM_BIT_WIDTH : Bit width error

VDC_ERR_PARAM_UNDEFINED : Undefined parameter specification error

VDC_ERR_PARAM_EXCEED_RANGE : Out-of-value-range error VDC_ERR_PARAM_CONDITION : Unauthorized condition error

VDC_ERR_RESOURCE_LAYER : Layer resource error

Remarks

(1) Description

This function makes settings for displaying the memory contents allocated in the buffer.

The following drivers are used within this function.

- R_VDC_ReadDataControl ()
- R_VDC_StartProcess()

9.6 R_RVAPI_SetWindowRLE

R_RVAPI_SetWindowRLE				
Synopsis	Setting and updating RLE parameters			
Header	r_rva	pi_spea.h		
Declaration	vd	c_error_t R_RVAPI_SetWindowR	RLE(
		const vdc_channel		
		const rle_onoff_t		
		const rle_cfg_t '		
	const void * buffer,			
		const uint8_t * g		
		const uint32_t si	ize_or_image);	
Arguments	[IN]	vdc_channel_t ch	: VDC channel	
7 gu	[]		VDC_CHANNEL_0	
	[IN]	rle_onoff_t sken	: RLE ON/OFF	
	[]	ne_onen_c onen	• RLE_ON	
			• RLE_OFF	
	[IN]	rle_cfg_t * rle_cfg	: Setting NULL (TBD)	
	[IN]	void * buffer	: Window read buffer address	
	[]	void buile.	Specify 8 byte alignment address.	
	[IN]	uint8_t * g_rle_image	: Targa format image data	
	[IN]	_	: Targa format image file size	
Return	VDC OK:		: Normal termination	
value	· Normal termination			
	VDC_ERR_PARAM_CHANNEL		: Channel invalid error	
	VDC ERR PARAM NULL		: NULL specification error	
	VDC ERR PARAM BIT WIDTH		: Bit width error	
	VDC_ERR_PARAM_UNDEFINED		: Undefined parameter specification error	
		ERR PARAM EXCEED RANGE		
		ERR_PARAM_CONDITION	: Unauthorized condition error	
		_ERR_RESOURCE_LAYER	: Layer resource error	
			•	

Remarks

(1) **Description**

This function performs the following processing related to data read control and update.

RLE Enable/Disable

Setting RLE parameter

RLE parameter update request

The following drivers are used within this function.

- R_RLE_SetWindow()
- R_RLE_WindowUpdate()
- R_VDC_ChangeReadProcess()

Website and Support

Renesas Electronics Website http://www.renesas.com/

Inquiries

http://www.renesas.com/contact/

All trademarks and registered trademarks are the property of their respective owners.

Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Sep. 14, 2018	-	First edition issued
1.01	Dec. 28. 2018	8.6	Additional parameter of R_RVAPI_SetupMIPI.
		9.	Additional SPEA Function.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Handling of Unused Pins

Handle unused pins in accordance with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to a product with a different part number, confirm that the change will not lead to problems.

The characteristics of Microprocessing unit or Microcontroller unit products in the same group but having a different part number may differ in terms of the internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- criptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully resp the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment: industrial robots: etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc. Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable aws and regulations
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third earty in advance of the contents and conditions set forth in this document
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics Corporation TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

Renesas Electronics America Inc. 1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A. Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langae Road, Putuo District, Shanghai, 200333 P. R. China Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16IF., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Indiranagar, Bangalore 560 038, India

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL 2nd Stage, Ind Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea Tel: +82-2-558-3737, Fax: +82-2-558-5338

© 2018 Renesas Electronics Corporation. All rights reserved.