

计算机组成原理与接口技术 -基于 MIPS 架构

Chapter 4 MEMORY MANAGEMENT

张江山 zhangjs@hust.edu.cn

Content & Objectives

- Content
 - ◆ Memory Hierarchy
 - ◆ Cache
 - Virtual Memory
- Objectives
 - Understanding memory addressing
 - ◆ Master cache mapping
 - Understanding the management of virtual memory

信息工程系

m T

电子信息与通信学院

2/45


IIII

1 Memory Hierarchy

电子信息与通信学院

Computer performance depends on the memory system


◆ The performance gap between the CPU and memory



1 Memory Hierarchy

Typical Memory Hierarchy


◆ Cache: Temporarily place loaded data in faster memory for reuse



2 Cache

Cache Hit

- ◆ Occurs when the requested data can be found in a cache
- ◆ The larger cache capacity, the higher the hit rate



2 Cache

Cache Read Policy

- ◆ Cache Hit
 - ➤ Read Data from Cache
- ◆ Cache Miss
 - ➤ Cache Line Fill:
 - Fill an entire line of data into cache
 - ➤ Cache Replacement Policy
 - LRU (Least Recently Used replacement policy)
 - FIFO (First-in first-out)
 - Random replacement





6/45

2 Cache

Cache Write Policy

- ◆ Cache Hit
 - ➤ Write-through
 - Write to the cache, and write to the main memory at the same time

➤Write-back

- Write to the main memory is postponed, until a replacement is needed
- A Modify-flag-bit be required in the Cache line
- ◆ Cache Miss

➤ Write-allocate


■ The main memory block is updated, and brought to the cache

➤Write-no-allocate

■ The main memory block is updated, not brought to the cache

2 Cache

Cache Organization



- ◆ Cache(B, S, W) for N-bit address space
 - ► B-byte per data block
 - ► S-set of data blocks organized to cache
 - ► W-way per set (1-line per way, 1-block per line)
 - \gt Set_id = Mem_address / B % S
 - $\triangleright Cache_size = S \times W \times (1 + N \log_2 B \log_2 S + 8 \times B)$ (bits)



Cache	Valid	Tag	1 Block
Line			
	1 hit	$N = \log R = \log S$ hits	$8 \times \mathbf{R}$ hits




7/45

9/45

8/45

电子信息与通信学院






Example 1: Direct-mapped



◆ 4-byte per block, 8-set, 1-way per set

 $Mem_address[31:0] = \{ Tag[26:0], Set_id[2:0], Block_byte_offset[1:0] \}$




2.1 Direct-mapped

Example 2: Direct-mapped

与通信学


- ◆ Cache(16B, 2S, 1W) for 32-bit address space
- ◆ 16 bytes per block, 2-set, 1-way per set $Mem_address[31:0] = \{ \ Tag[26:0], Set_id[0], Block_byte_offset[3:0] \ \}$



2.2 Set-associative

Example 3: Set-associative

- ◆ Cache(4B, 4S, 2W) for 32-bit address space
- ◆ 4-byte per block, 4-set, 2-way per set





2.3 Fully-associative

Example 4: Fully-associative


- ◆ Cache(4B, 1S, 8W) for 32-bit address space
- ◆ 4-byte per block, 1-set, 8-way per set

 $Mem_address[31:0] = \{ Tag[29:0], Block_byte_offset[1:0] \}$

Way 7	Way	6	W	ay 5		Way	4		Way	3		Way	2		Way	1		Way	0
V Tag Data																			
					L			L			Н			_			L		

2.5 Performance Analysis


• Example 5:





m T

- ◆ 1-byte per block, 8-set, 1-way per set $PMem_address[7:0] = \{ Tag[4:0], Set_id[2:0] \}$
- ◆ To load data from memory addresses: $>26_{H}$, 22_{H} , 26_{H} , 18_{H} , 16_{H} , 18_{H} , 02_{H}



电子信息与通信学院

13/45

mir.


15/45

m T

2.5 Performance Analysis


Example 6:

- ◆ Cache(1B, 4S, 1W) for 5-bit address space
- $R_{\text{CacheHit}} = 0/5 = 0\%$
- ◆ 1-byte per block, 4-set, 1-way per set \triangleright Mem address[4:0] = { Tag[2:0], Set id[1:0] }
- ◆ To load data from memory addresses: 0, 8, 0, 6, 8



2.5 Performance Analysis


• Example 7:





HIST I


- ◆ 1-byte per block, 2-set, 2-way per set \triangleright Mem address[4:0] = { Tag[3:0], Set id[0] }
- ◆ To load data from memory addresses: 0, 8, 0, 6, 8 Way 0



2.5 Performance Analysis

• Example 8:


- ◆ Cache(1B, 1S, 4W) for 5-bit address space
- $R_{\text{CacheHit}} = 2/5 = 40\%$
- ◆ 1-byte per block, 1-set, 4-way per set
- $Mem_address[4:0] = Tag[4:0]$



2.5 Performance Analysis

Example 9: Program Performance Analysis

1. Direct-mapped Cache(4B, 8S, 1W) for 8-bit address space $R_{CacheHit} = ?$ $Mem_address[7:0] = \{ Tag[2:0], Set_id[2:0], Block_byte_offset[1:0] \}$




short a[16][2]; int assign_array_rows() { int i, j, sum = 0; for(i=0: i<16: i++) for(j=0; j<2; j++) sum += a[i][i]; return sum; int assign_array_cols() { int i, j, sum = 0; for(j=0; j<2; j++) for(i=0; i<16; i++) sum += a[i][j]; return sum; 18/45



2.5 Performance Analysis

• Example 9: Program Performance Analysis

1. Direct-mapped Cache(4B,8S,1W) for 8-bit address space $R_{\text{CacheHit}} = 50\%$



2.5 Performance Analysis

HIST

mir.

unit

a[i][1]

[1][1] HIT

[0][0] MIS FILL [0][1] MIS FILL

• Example 9: Program Performance Analysis

1. Direct-mapped $\it Cache(4B,8S,1W)$ for 8-bit address space $\it R_{\it Cache Hit}=0\%$ $Mem_address[7:0] = \{ Tag[2:0], Set_id[2:0], Block_byte_offset[1:0] \}$

a[i][0]

msī

20/45

HIST I

a[i][1]

		as	2 T B I	ı_a	iiay_co	13	a[T][a]			~[-] [-]		
							[0][0]	MIS	FILL	[0][1]	MIS	FILL
Address	2-byte	2-byte	1				[1][0]	MIS	FILL	[1][1]	MIS	FILL
00111100	a[15][1]	a[15][0]	1				[2][0]	MIS	FILL	[2][1]	MIS	FILL
			-				[3][0]	MIS	FILL	[3][1]	MIS	FILL
							[4][0]	MIS	FILL	[4][1]	MIS	FILL
00100000	a[8][1]	a[8][0]	Set	٧	Tag 3-bit	Data 4-byte	[5][0]	MIS	FILL	[5][1]	MIS	FILL
00011100	a[7][1]	a[7][0]	111	Г	000	aa[75][1]] aa[[1][0]	[6][0]	MIS	FILL	[6][1]	MIS	FILL
00011000	a[6][1]	a[6][0]	110	Г	000	a(64)[1] a(6)[0][0]	[7][0]	MIS	FILL	[7][1]	MIS	FILL
00010100	a[5][1]	a[5][0]	101	Г	000	au[63][1]] au[6][0][0]	[8][0]	MIS	FILL	[8][1]	MIS	FI11
00010000	a[4][1]	a[4][0]	100		000	an[42][1] aq[4][2][0]				[9][1]		
00004400			011	\vdash			[10][0]	MIS	FILL	[10][1]	MIS	FILL
00001100	a[3][1]	a[3][0]			000	æ[81][11]] æ[81]19]0]	[11][0]	MIS	FILL	[11][1]	MIS	FILL
00001000	a[2][1]	a[2][0]	010		000	a(20)[1]] a(2)[0][0]	[12][0]	MIS	FILL	[12][1]	MIS	FILL
00000100	a[1][1]	a[1][0]	001		000	a[9][1] a[9][0]	[13][0]	MIS	FILL	[13][1]	MIS	FILL
00000000	a[0][1]	a[0][0]	000		000	a[8][1] a[6][0]	[14][0]	MIS	FILL	[14][1]	MIS	FILL
1 2 4	任自己	通信性	多院				[15][0]	MIS	FILL	[15][1]	MIS	FILL
c\电子	信息与	现活包	子 吃								20/4	15

Address 00111100 00100000 00011100 00011000 00010100 00010000 a[4][1] 100 a[4][0] a(143][11] a(141)[0] [10][0] MIS FILL [10][1] HIT 00001100 a[3][1] a[3][0] 000 ae[131111111] ae[311101101 [11][0] MIS FILL [11][1] HIT 010 000 a[2][1] a[2][0] a([[2]][M] a([2][0][0] [12][0] MIS FILL [12][1] HIT 000 00000100 a[1][1] a[1][0] **a[9][1] a[9][0]** [13][0] MIS FILL [13][1] HIT 00000000 000 a[8][1] a[8][0] [14][0] MIS FILL [14][1] HIT a[0][1] a[0][0]

2.5 Performance Analysis

与诵信号

电子

Example 9: Program Performance Analysis

2. Direct-mapped Cache(8B, 4S, 1W) for 8-bit address space $R_{Cachellit} = ?$ $Mem_address[7:0] = \{ Tag[2:0], Set_id[1:0], Block_byte_offset[2:0] \}$

A	Address		2-b	yte	2-byte	2-byte	2-byte						
00	00111000		111000 a[15][a[15][1]		a[15][0]	a[14][1]	a[14][0]				
00	100000		a[9][1]		a[9][1]		0 a[9][1]		a[9][1]		a[9][0]	a[8][1]	a[8][0]
00	011	000	a[7][1]	a[7][0]	a[6][1]	a[6][0]						
00	010	0000	a[5][1]	a[5][0]	a[4][1]	a[4][0]						
00	001	1000	a[3][1]	a[3][0]	a[2][1]	a[2][0]						
00	000	0000	a[1][1]	a[1][0]	a[0][1]	a[0][0]						
Set	٧	Tag	3-bit		Da	ta 8-byte							
11	П												
10													
01													

与诵信学院

Block_byte_bjjset[2:0] }	
short a[16][2];	
<pre>int assign_array_rows()</pre>	{
int i, j, sum = 0;	
for(i=0; i<16; i++)	
for(j=0; j<2; j++)	
sum += a[i][j];	
return sum;	
}	
<pre>int assign_array_cols()</pre>	{
int i, j, sum = 0;	
for(j=0; j<2; j++)	
for(i=0; i<16; i++)	
sum += a[i][j];	
return sum;	
}	
21/45	5

[15][0] MIS FILL [15][1] HIT

2.5 Performance Analysis

Example 9: Program Performance Analysis

2. Direct-mapped Cache(8B, 4S, 1W) for 8-bit address space $R_{CacheHit} = 75\%$

 $Mem_address[7:0] = \{ Tag[2:0], Set_id[1:0], Block_byte_offset[2:0] \}$ a[i][0] a[i][1]

					ass	ign_arra	ay_rows	
Ac	ddr	ess	2-b	yte	2-byte	2-byte	2-byte	
00	00111000		a[15	5][1]	a[15][0]	a[14][1]	a[14][0]	
00	100	000	a[9][1]	a[9][0]	a[8][1]	a[8][0]	
000	011	000	a[7][1]	a[7][0]	a[6][1]	a[6][0]	
000	010	000	a[5][1]	a[5][0]	a[4][1]	a[4][0]	
000	001	000	a[3][1] a[3][0]		a[2][1]	a[2][0]	
000	000	000	a[1][1]	a[1][0]	a[0][1]	a[0][0]	
Set	٧	Tag	3-bit		Da	ta 8-byte		
11	Г	00	000 a[á		a[457][11] a 4[173][10] a4[18][41] [1]a[6][19] [0]			
10		00	0	a[á	a[4[5][11] a 4[15][0] a 4[11]2][1] a[4][0] [0]			
01		00	0	a[á	(13][1]] a([13]	[0] a[2]0] [1]	a [2][0] [0]	
00	Г	00	0	a	[9][1] a[9]	[0] a[8][1] :	a[8][0]	

[3][0]	HIT		[3][1]	HIT
[4][0]	MIS	FILL	[4][1]	HIT
[5][0]	HIT		[5][1]	HIT
[6][0]	MIS	FILL	[6][1]	HIT
[7][0]	HIT		[7][1]	HIT
[8][0]	MIS	FILL	[8][1]	HIT
[9][0]	HIT		[9][1]	HIT
[10][0]	MIS	FILL	[10][1]	HIT
[11][0]	HIT		[11][1]	HIT
[12][0]	MIS	FILL	[12][1]	HIT
[13][0]	HIT		[13][1]	HIT
[14][0]	MIS	FILL	[14][1]	HIT
[15][0]	HIT		[15][1]	HIT
				22/4

[0][0] MIS FILL [0][1] HIT

[2][0] MIS FILL [2][1] HIT

[1][1] HIT

[1][0] HIT


2.5 Performance Analysis

Example 9: Program Performance Analysis

2. Direct-mapped Cache(8B, 4S, 1W) for 8-bit address space $R_{Cachellit} = 50\%$ $Mem_address[7:0] = \{ Tag[2:0], Set_id[1:0], Block_byte_offset[2:0] \}$

a[i][0]

[1][0] HIT



a[4[3][1]] a4[3][0] a[2][3][1]a[2][0][0]

a[9][1] a[9][0] a[8][1] a[8][0] 诵信学院

000

000

00

[2][0]	MIS	FILL	[2][1]	MIS	FILL
[3][0]	HIT		[3][1]	HIT	
[4][0]	MIS	FILL	[4][1]	MIS	FILL
[5][0]	HIT		[5][1]	HIT	
[6][0]	MIS	FILL	[6][1]	MIS	FILL
[7][0]	HIT		[7][1]	HIT	
[8][0]	MIS	FILL	[8][1]	MIS	FILL
[9][0]	HIT		[9][1]	HIT	
[10][0]	MIS	FILL	[10][1]	MIS	FILL
[11][0]	HIT		[11][1]	HIT	
[12][0]	MIS	FILL	[12][1]	MIS	FILL
[13][0]	HIT		[13][1]	HIT	
[14][0]	MIS	FILL	[14][1]	MIS	FILL
[15][0]	HIT		[15][1]	HIT	
				23/4	5

2.5 Performance Analysis

电子信息与通信学院

Hit rate of cache



Miss rate of cache

$$R_{\text{CacheMiss}} = \frac{N_{\text{CacheMiss}}}{N_{\text{Access}}} = 1 - R_{\text{CacheHist}}$$

Average access time of memory

- ◆ T_{Cache}: Access times of the cache
- ullet $T_{
 m Main Memory}$: Access times of the main memory


$$T_{\text{Access}} = T_{\text{Cache}} (1 - R_{\text{CacheMiss}}) + R_{\text{CacheMiss}} (T_{\text{MainMemory}} + T_{\text{Cache}})$$
$$= T_{\text{Cache}} + R_{\text{CacheMiss}} T_{\text{MainMemory}}$$



2.5 Performance Analysis

• Multi-level Cache (for Performance Optimization)

- ◆ Larger cache size → Higher hit-rate
- ◆ More ways → Higher hit-rate
- ◆ But more cache access time and energy are consumed




2.5 Performance Analysis

• Multi-level Cache (for Performance Optimization)



- ♦ More ways → Higher hit-rate
- ◆ But more cache access time and energy are consumed



2.5 Performance Analysis


Multi-level Cache (for Performance Optimization)


◆ Multi-level Caches, small and simple 1st-level caches > Reducing the cache access time and energy


$$T_{\text{Access}} = T_{\text{Cache}} + R_{\text{CacheMiss}} T_{\text{MainMemory}}$$
$$T_{\text{Cache}} = T_{\text{L1}} + R_{\text{L1Miss}} (T_{\text{L2}} + R_{\text{L2Miss}} T_{\text{L3}})$$


Year	CPU	MHz	L1 Cache	L2 Cache
1985	R2000	16.7	none	none
1990	R3000	33	32 KB direct mapped	none
1991	R4000	100	8 KB direct mapped	1 M B direct mapped
1995	R10000	250	32 KB two-way	4 M B two-way
2001	R14000	600	32 KB two-way	16 MB two-way
2004	R16000A	800	64 KB two-way	16 M B two-way

3 Virtual Memory










电子信息与诵信学院

27/45

3.1 Segmented Memory Management

- More memory addressing space
 - ◆ Introduced on the Intel 8086 (16-bit) in 1978 >As a way to address more than 64 KB of memory
- Each program has its own addressing space
 - ◆ Introduced a 2 version on 80286 in 1982
 - ➤ Support virtual memory & memory protection
 - >Original version was called Real mode
 - New version was called Protected mode
 - ◆ Introduced 64-bit mode in 2003
 - >Segmentation is generally disabled
 - Flat linear address is generally enabled



3.1 Segmented Memory Management

• Real-Mode (Compatible with 8086)

- ◆ Seg_base_address assigned by OS to program is stored in Seg_register
- ◆ Seg_register[15:0]

0002:0000_H

信息与通信学院

- Segment Offset is used for addressing instruction in a program ≥2¹⁶ bytes (64 KB) per segment
- ♦ Phy address[19:0] = (Seg register[15:0] << 4)+ Offset[15:0]
 - ➤ Addressing space is 2²⁰ bytes (1 MB)
 - ➤ Segment spaces may overlap in physical space

0000 0110 1110 1111 0000 Seg_register << 4 0001 0010 0011 0100 Offset



28/45

0000 1000 0001 0010 0100 Phy_address(20-bit)


0x1001F 0x1000F 0x0FFFF 0x00010

0xFFFFF 0xFFFEF 0xFFFDF


Physical 0000:0020 0001:0010 00020_H

30/45






子信息与通信学院



 $0x3_01_03 << (12 \times G) = 0x30_10_30_00;$

32/45


segment end address: $0x34_23_12_89 + 0x30_10_30_00 - 1$ = $0x64_33_42_88$



Physical Address

segment size limit:

子信息与通信学院



Page Table (for Address Translation) Virtual_address[30:0] = { Vir_page_id[18:0], Offset[11:0] } Phy_address[26:0] = { Phy_page_id[14:0], Offset[11:0] } Page_size: 2¹² bytes (4KB) Z³¹ bytes (2GB) virtual memory 2²¹ bytes (128MB) physical memory Virtual memory is split into 2¹⁵ pages Physical memory is split into 2¹⁵ pages

3.2.1 Address Translation

Page Fault

- ◆ Exception if virtual address is not mapped to physical memory
- ◆ OS loads the page from the disk into physical memory
- ◆ Physical memory is used as the cache for the disk

Cache	Virtual Memory
Block	Page
Block size	Page size
Block offset	Page offset
Miss	Page fault
Tag	Virtual page number

Ne子信息与通信学院 SCHOOL OF ELECTRONIC INFORMATION AND COMMUNICATIONS


38/45

3.2.2 Translation-Lookaside Buffer

电子信息与通信学院

TLB (Fast Table, for caching Page Table)

- ◆ TLB on chip can hold several recently used page table lines
- ◆ TLB is organized as a fully associative cache
- ◆ Using Page_id to access the TLB
- ◆ TLB Line: { V, Page_id, Phy_page_id }



3.3 Paged Memory Management in intel 80386



Paging

37/45

- ◆ Introduced on the Intel 80386 (Option) to support virtual memory
- ◆ Linear address (Virtual address) → Phy address
- ◆ Phy_address = { Phy_page_id, Offset }
- ◆ Linear_address = { Dir, Table, Offset }
 - *PDir* field: Virtual *Page_table_id*
 - ➤ Table field: Virtual Page_id
 - > Offset field: Address Offset

Page Directory


- ◆ The set of Page_table_address (Indexed by Page_table_id)
- Page table
 - ◆ The set of *Phy_page_id* (Indexed by virtual *Page_id*)

▲ 电子信息与通信学院 School of Electronic Information and Communications 41/45


3.3 Paged Memory Management in intel 80386

• Paging in Intel 80386

◆ Linear_address[31:0] = { Dir[9:0], Table[9:0], Offset[11:0] }



3.4 Segmentation and Paging



◆ Logic_address → Linear_address

Paging

lacktriangle Linear_address ightarrow Phy_address

e.g. Intel x86

- ◆ Logic_address = { Seg_selector[15:0], Offset[31:0] }
- ◆ Linear_address[31:0] = { Dir[9:0], Table[9:0], Offset[11:0] }



42/45

43/45

