

计算机组成原理与接口技术 -基于 MIPS 架构

Chapter 8 INTERRUPT

> 张江山 zhangjs@hust.edu.cn

Content & Objectives

- Content
 - ◆ The Concept of Interrupt
 - ◆ Interrupt System of Xilinx MicroBlaze
 - ◆ Design of IO Interface in Interrupt Mode
- Objectives
 - ◆ Understanding the Concepts of Interrupt
 - ◆ Understanding the Principles of Interrupt Controller
 - ◆ Master the Design Method of Interface in Interrupt Mode

子信息与诵信学院


信息工程系 电子信息与通信学院

2/52


1 The Concept of Interrupt


Interrupt & Exception Source

- ◆ Interrupt Source: Reset, Timer, Keyboard, Mouse, ADC, etc.
- ◆ Exception Source: Overflow, Undefined instructions, etc.
- IRQ (Interrupt ReQuest)
 - ◆ The signals are emitted by device to processor
- ISR (Interrupt Service Routine, aka Interrupt Handler)
 - ◆ Processor pauses current task to process the IRQ
 - ◆ The current status is saved before executing the ISR
 - ◆ Returns to the last breakpoint after the ISR is completed



1 The Concept of Interrupt





- IVEC (Interrupt VECtor)
 - ◆ Address Description of ISR
- IVT (Interrupt Vector Table)
- NMI (Non-Maskable Interrupt Request)
- INTR (Maskable INTerrupt Request)

电子信息与通信学院

4/52

电子信息与通信学院

1 The Concept of Interrupt

Interrupt Response Flow

Execute an Intruction ◆ Identify Interrupt Source Completed ? Next Intruction ➤ The status flags in register IRQ ? ■ e.g. MIPS ➤Interrupt (vector/type) number Response to IRQ ■ e.g. x86 Disable Interrupt ◆ Interrupt Acknowledge (INTA) **CPU Hardware** ➤ Interrupt Priority Implementation Save Breakpoints ■ Polling Order **Backup Register** ■ Priority Encoder Implementation ◆ Save Breakpoint **Enable Interrupt** ≻Register (e.g. MIPS) Interrupt Handling ➤Stack (e.g. x86) Disable Interrupt Recovery Register 不信息与诵信学院 Return 5/52

2 Interrupt System of Xilinx MicroBlaze



- ◆ Hardware jumps to C_BASE_VECTORS + Offset
 - ➤ Normal interrupt: Compiler allocates vector address for labels
 - Fast interrupt: Interrupt controller supply vector address for labels

Event	Offset	Software jumps to Labels	Register Return Address	Priority
Reset	0x0	imm _start[31:16] bri _start[15:0]	-	1
User Vector (Exception)	0x8	imm _exception_handler[31:16] bri _exception_handler[15:0]	r15	7
Interrupt (User maskable)	0x10	imm _interrupt_handler[31:16] bri _interrupt_handler[15:0]	r14	6
Non-maskable Hardware Break			r16	3
Maskable Hardware Break	0x18	imm _break_handler[31:16] bri break handler[15:0]		4
Software Break		Dir _bi cuk_iminater [15.0]		5
Hardware Exception	0x20	<pre>imm _hw_exception_handler[31:16] bri _hw_exception_handler[15:0]</pre>	r17	2

6/52

2.1 Interrupt Response Flow on MicroBlaze

- Xilinx SDK for the Interrupt on Microblaze
 - ◆ Set custom routine as normal / fast ISR at precompile time void customHandler(void) __attribute__ ((interrupt_handler)); void customHandler(void) __attribute__ ((fast_interrupt));
 - ◆ Set custom routine as ISR at run time void microblaze_register_handler(XInterruptHandler customHandler, void* DataPtr);
 - ◆ Set MSR (Machine Status Register)

```
#include "xparameters.h" // hardware config constants
#include "mb_interface.h" // microblaze processor API
void microblaze_enable_interrupts(void); // MSR[IE] = 1
void microblaze_disable_interrupts(void); // MSR[IE] = 0
```



7/52


9/52

11/52

HIST

2.1 Interrupt Response Flow on MicroBlaze

- MSR (Machine Status Register)
 - $lacktriangledown MSR_{[30]}: 1 \rightarrow Interrupt enable$
 - $igspace MSR_{_{[28]}}: 0 \rightarrow \text{No break in progress}$
 - ♦ $MSR_{_{|22|}}$: $0 \rightarrow$ No hardware exception in progress



Interrupt Response Flow


```
if (MSR & 0x20A == 2) {
                                    // if(\{MSR_{[22]}, MSR_{[28]}, MSR_{[30]}\} == 3'b001)
   MSR = MSR & 0xFFFFFFD;
                                     // MSR_{[30]} = 0, disable interrupt
   r14 = PC + 4;
                                     // save the breakpoints to r14
   if (C USE INTERRUPT == 2) {
                                     // fast mode:
                                     // ISR address is provided by interrupt_address input
     PC = Interrupt_Address;
     Interrupt_Ack = 01;
                                     // output Interrupt Ack
   else PC = C_BASE_VECTORS + 0x10; // normal mode: call TOP ISR of user interrupt
电子信息与通信学院
```

2.2 Interrupt Controller (AXI INTC) for MicroBlaze

AXI INTC Features


电子信息与通信学院

- ◆ Register access through the AXI4-Lite interface
- ◆ Supports 1~32 Intr Inputs



2.2 Interrupt Controller (AXI INTC) for MicroBlaze

I/O Signals




电子信息与通信学院

10/52

2.2 Interrupt Controller (AXI INTC) for MicroBlaze

Cascade and Fast Interrupt mode



2.2 Interrupt Controller (AXI INTC) for MicroBlaze


Register Address Mapping





- $ISR_{ii} = 1 / 0 \rightarrow Active / Not Active interrupt signal on intr_{iii} input$
- $IER_{ii} = 1 / 0 \rightarrow Unmask / Mask <math>ISR_{ii}$
- $IAR_{ii} = 1 \rightarrow Clear IAR_{ii}$ and ISR_{ii} for irq (generated by $intr_{ii}$)
 - Toggle on Write: The bit written to 1 will be cleared to 0 in the next clock cy cle
 - Fast Interrupt: IAR_{|||} is cleared by signalling from processor_ack_{||1:0||}
- $\bullet \ \ \textit{MER}_{_{[1:0]}} = \ \{1 \ / \ 0, \ 1 \ / \ 0\} \rightarrow \ \mathsf{Enable} \ / \ \mathsf{Disable} \ \mathsf{HW} \ \textit{intr}_{_{[31:0]}} \ \mathsf{inputs}, \ \textit{irq} \ \mathsf{output}$
- ◆ $IMR_{ii} = 1/0 \rightarrow intr_{ii}$ in Fast / Normal mode 电子信息与通信学院

12/52









3.1 AXI GPIO Interrupt Interface

Ex.1: Read 8 switches and 4 buttons code in interrupt mode

```
// interrupt gpio.h
#include "xparamters.h"
#define btn GPIO BASE 0x4000000
#define sw_GPIO_BASE
                       9×49199999
#define INTC BASE
                       0x41200000
#define btn_GPIO_DATA
                       (btn GPIO BASE + 0x0)
                                                //btn_GPIO DATA Register
#define btn GPIO TRI
                        (btn GPIO BASE + 0x4)
                                                //btn_GPIO Tri-State Control Register
                        (btn_GPIO_BASE + 0x11C) //btn_GPIO Global Interrupt Enable Register
#define btn_GPIO_GIER
#define btn_GPIO_IPIER (btn_GPIO_BASE + 0x128)
                                                //btn_GPIO IP Interrupt Enable Register
#define btn_GPIO_IPISR (btn_GPIO_BASE + 0x120) //btn_GPIO IP Interrupt Status Register
                                                 //sw_GPIO DATA Register
#define sw_GPIO_DATA
                        (sw_GPIO_BASE + 0x0)
#define sw GPIO TRI
                        (sw GPIO BASE + 0x4)
                                                 //sw GPIO Tri-State Control Register
#define sw_GPIO_GIER
                        (sw GPIO BASE + 0x11C)
                                                //sw_GPIO Global Interrupt Enable Register
#define sw_GPIO_IPIER
                       (sw GPIO BASE + 0x128)
                                                //sw GPIO IP Interrupt Enable Register
                                                //sw_GPIO IP Interrupt Status Register
#define sw_GPIO_IPISR
                        (sw_GPIO_BASE + 0x120)
#define INTC_ISR
                        (INTC_BASE + 0x0)
(INTC_BASE + 0x8)
                                                 //INTC Interrupt Status Register
                                                 //INTC Interrupt Enable Register
#define INTC_IER
#define INTC_IAR
                        (INTC_BASE + 0xC)
                                                 //INTC Interrupt Acknowledge Register
#define INTC MER
                        (INTC BASE + 0x1C)
                                                 //INTC Master Enable Register
#define INTC_IMR
                        (INTC_BASE + 0x20)
                                                 //INTC Interrupt Mode Register
#define INTC_IVAR
                        (INTC_BASE + 0x100)
                                                //INTC Interrupt Vector Address Register
```

3.1 AXI GPIO Interrupt Interface

Ex.1: Read 8 switches and 4 buttons code in interrupt mode

w T

IIII

24/52

```
// normal mode
#include "sleep.h'
#include "interrupt_gpio.h"
void main(void) {
 Xil Out32(btn GPIO TRI. 0xF):
                                       //set btn GPIO IO[3:0] as input
 Xil_Out32(btn_GPIO_IPISR, 0x1); //clear btn GPIO Interrupt Status Register (TOW)
  Xil_Out32(btn_GPIO_GIER, 0x80000000); //enable btn_GPIO global interrupt
 Xil_Out32(btn_GPIO_IPIER, 1);
                                       //enable btn GPIO channel 0 interrupt
  Xil_Out32(sw_GPIO_TRI, 0xFF);
                                       //set sw_GPIO IO[7:0] as input
 Xil_Out32(sw_GPIO_IPISR, 1);
                                 //clear sw_GPIO Interrupt Status Register (TOW)
  Xil_Out32(sw_GPIO_GIER, 0x80000000); //enable sw_GPIO global interrupt
  Xil_Out32(sw_GPIO_IPIER, 1);
                                       //enable sw_GPIO channel 0 interrupt
  Xil_Out32(INTC_IAR, 0xFFFFFFF);
                                       //set INTC_IAR, to clear INTC_ISR
  Xil_Out32(INTC_IER, 0x3);
                                       //enable INTC_ISR[1:0] and intr[1:0] input
  Xil_Out32(INTC_MER, 0x3);
                                       //enable INTC interrupt input and irq output
  Xil_Out32(INTC_IMR, 0x0);
                                       //INTC normal interrupt mode
 microblaze enable interrupts();
                                       //enable microblaze interrupt
 while(1):
 电子信息与通信学院
                                                                            20/52
```

电子信息与通信学院

m T

m T


3.1 AXI GPIO Interrupt Interface

Ex.1: Read 8 switches and 4 buttons code in interrupt mode

```
void MyISR(void) __attribute__ ((interrupt_handler)) {
 u32 status = Xil_In32(INTC_ISR);//read INTC Interrupt Status Register
  u8 code = 0:
  if (status & 2) {
                                  //switch GPIO interrupt
    code = Xi1_In8(sw_GPI0_DATA); //read sw_GPI0 DATA Register
    Xil_Out32(sw_GPIO_IPISR, 1); //clear sw_GPIO Interrupt Status Register (TOW)
    xil_printf("Switch Code = 0x%X\n", code);
  else if (status & 1) {
                                       //btn GPIO interrupt
    code = Xil_In8(btn_GPIO_DATA) & 0xF; //read btn_GPIO DATA Register
   Xi1_Out32(btn_GPIO_IPIER, 0x0);
                                        //disable btn GPIO interrupt
    usleep(50000);
                                         //delay 50ms
   Xil Out32(btn GPIO IPISR, 0x1); //clear btn GPIO Interrupt Status Register (TOW)
   Xil_Out32(btn_GPIO_IPIER, 0x1);
                                        //enable btn GPIO interrupt
    xil printf("Button Code = 0x%X\n", code);
 Xil_Out32(INTC_IAR, status); //set INTC_IAR (TOW), to clear INTC_ISR and INTC_IAR
```

3.1 AXI GPIO Interrupt Interface

Ex.1: Read 8 switches and 4 buttons code in interrupt mode



3.1 AXI GPIO Interrupt Interface

电子信息与通信学院



21/52

• Ex.1: Read 8 switches and 4 buttons code in interrupt mode

```
// fast mode
#include "sleep.h'
#include "interrupt_gpio.h"
void MyISR0(void) __attribute__ ((fast_handler));
void MyISR1(void) __attribute__ ((fast_handler));
void main(void) {
  Xil_Out32(btn_GPIO_TRI, 0xF);
                                         //set btn GPIO IO[3:0] as input
  Xil_Out32(btn_GPIO_IPISR, 0x1); //clear btn_GPIO Interrupt Status Register (TOW)
  Xil_Out32(btn_GPIO_GIER, 0x80000000); //enable btn_GPIO global interrupt
  Xil_Out32(btn_GPIO_IPIER, 0x1);
Xil_Out32(sw_GPIO_TRI, 0xFF);
                                         //enable btn_GPIO channel 0 interrupt
                                         //set sw_GPIO IO[7:0] as input
  Xil_Out32(sw_GPIO_IPISR, 1);
                                   //clear sw_GPIO Interrupt Status Register (TOW)
  Xil_Out32(sw_GPIO_GIER, 0x80000000); //enable sw_GPIO global interrupt
  Xil Out32(sw GPIO IPIER, 0x1):
                                         //enable sw GPIO channel 0 interrupt
  Xil_Out32(INTC_IAR, 0xFFFFFFFF);
                                         //set INTC_IAR, to clear INTC_ISR
  Xil_Out32(INTC_IER, 0x3);
                                         //enable INTC_ISR[1:0] and intr[1:0] input
  Xil_Out32(INTC_MER, 0x3);
                                         //enable INTC interrupt input and irq output
  Xil Out32(INTC IMR, 0x3);
                                         //set INTC IMR[1:0] to fast interrupt mode
  Xil_Out32(INTC_IVAR, (int)MyISR0);
                                         //set MyISR0 Address to INTC_IVAR0
  Xil_Out32(INTC_IVAR + 4, (int)MyISR1);//set MyISR1 Address to INTC_IVAR1
  microblaze_enable_interrupts();
                                         //enable microblaze interrupt
  while(1);
油子信息
             与通信学院
                                                                               23/52
```

3.1 AXI GPIO Interrupt Interface

mir Ex.1: Read 8 switches and 4 buttons code in interrupt mode


```
oid MyISR0(void) __attribute__ ((
u32 status = Xil_In32(INTC_ISR);
void MvISR0(void)
                                       _((fast_handler)) {
R);    //read INTC Interrupt Status Register
  u8 code = 0;
  if (status & 1)
                                                    //htm GPTO interrunt
                                                   //read btn_GPIO DATA Register
           = Xil_In8(btn_GPIO_DATA) & 0xF;
     Xil_Out32(btn_GPIO_IPIER, 0);
                                                   //disable btn_GPIO interrupt
    xil_out32(btn_GPIO_IPISR, 1); //clear btn_GPIO Interrupt Status Register (TOW)
xil_out32(btn_GPIO_IPISR, 1); //clear btn_GPIO Interrupt Status Register (TOW)
xil_out32(btn_GPIO_IPIER, 1); //enable btn_GPIO interrupt
xil_printf("Button Code = 0xX\n", code);
  Xil Out32(INTC IAR, status):
                                                   //set INTC IAR, to clear INTC ISR
u8 code = 0;
if (status & 2) {
                                                   //switch GPIO interrupt
     code = Xil In8(sw GPIO DATA);
                                                   //read sw GPIO DATA Register
     Xil_Out32(sw_GPIO_IPISR, 1); //clear sw_
xil_printf("Switch Code = 0x%X\n", code);
                                          //clear sw_GPIO Interrupt Status Register (TOW)
  Xil_Out32(INTC_IAR, status);
                                                   //set INTC_IAR, to clear INTC_ISR
电子信息与通信学院
```

3.2 AXI Timer Interrupt Interface

AXI Timer

- ◆ 2 counters with interrupt
 - ➤ Generate mode
 - If counter roll over, the pulse signal is generated, generating interrupt
 - ➤ Capture mode
 - If capture event is valid, the count value is latched, generating interrupt
- ◆ 1 Pulse Width Modulation (PWM) output a pulse signal on pwm0
 - The pulse period / width be set by Counter0 / Counter1
- ◆ Supports Cascade mode
 - \geq { $TCR1_{[31:0]}$, $TCR0_{[31:0]}$ }

Register	Address Offset	Access	Default	Description
TCSR0, TCSR1	0x00, 0x10	R/W	0x0	Control/Status Register
TLR0, TLR1	0x04, 0x14	R/W	0x0	Load Register
TCR0, TCR1	0x08, 0x18	R	0x0	Counter Register




25/52

mir.

3.2 AXI Timer Interrupt Interface


AXI Timer




26/52

3.2 AXI Timer Interrupt Interface

• TCSR (2 Control/Status Registers, 32-bit, Reset Value 0x0)



3.2 AXI Timer Interrupt Interface





Load the initial value from TLR before the timer starts ticking


- ◆ Capture mode
 - If capture event is valid, the value of counter is written to TLR
- TCR (2 Counter Registers, 32-bit, Reset Value 0x0)
 - ◆ Cascade Mode
 - > TCR0: for lower 32-bit of the 64-bit counter
 - > TCR1: for upper 32-bit of the 64-bit counter

电子信息与通信学院

28/52

3.2 AXI Timer Interrupt Interface

I/O Signals



3.2 AXI Timer Interrupt Interface

Programming Sequence



 $\gt{TCSR}_{\text{[LOAD]}} \leftarrow 1$, TLR is loaded

 $\geq TCSR_{\text{[LOAD]}} \leftarrow 0$, and $TCSR_{\text{[ENT]}} \leftarrow 1$

■ The timer starts ticking

ightharpoonup When the timer rolls over, if ($TCSR_{\text{IGENTI}}$)

- The *generateout* signal is enabled, output pulse is generated
- If interrupt is enabled, generate interrupt
- \blacksquare If ($\mathit{TCSR}_{{\scriptscriptstyle [ARHT]}}$), auto reload, generating a repetitive pulse
- \blacksquare If ($\sim \textit{TCSR}_{\text{\tiny [ARHT]}}$), does not reload, generating a one-shot pulse

ightharpoonup If ($\mathit{TCSR}_{\scriptscriptstyle{[UDT]}}$), count down

- TIMING_INTERVAL = (TLR + 2) × AXI_CLOCK_PERIOD
- ightharpoonup If ($\sim TCSR_{(UDT)}$), count up
 - $TIMING_INTERVAL = (MAX_COUNT TLR + 2) \times AXI_CLOCK_PERIOD$







3.2 AXI Timer Interrupt Interface

Programming Sequence

◆ Capture Mode

>The capture signal can be configured to be low-true or high-true ➤If (TCSR_{IIIDTI}), count down, else count up

If capture event is valid, the counter value is written to TLR

- If interrupt is enabled, generate interrupt
- \blacksquare If (${\sim}\textit{TCSR}_{_{[ARHT]}}$), TLR holds the capture value until it is read
- If (TCSR_{IARHTI}), The capture value is always written to TLR

3.2 AXI Timer Interrupt Interface

Programming Sequence



 \succ If (($\sim TCSR_{[MDT]}$) && $TCSR_{[PWMA]}$ && $TCSR_{[GENT]}$)

- i.e., Generate Mode & PWM be enabled
- The *generateout* signals must be active high-level
- \blacksquare pwm0 can output the PWM signal

ightharpoonup If ($\sim TCSR_{[UDT]}$), i.e., count up

- PWM $PERIOD = (MAX_COUNT TLR0 + 2) \times AXI_CLOCK_PERIOD$
- $PWM_HIGH_TIME = (MAX_COUNT TLR1 + 2) \times AXI_CLOCK_PERIOD$

► If (TCSR_{IIDTI}), i.e., count down

- PWM PERIOD = (TLR0 + 2) × AXI CLOCK PERIOD
- PWM_HIGH_TIME = (TLR1 + 2) × AXI_CLOCK_PERIOD



31/52

msī

35/52


HIST

电子信息与通信学院

32/52

3.2 AXI Timer Interrupt Interface

- Ex.2: 16 LEDs, cyclic lighting, 1 second interval
 - ◆ AXI INTC: intr_[3]
 - ◆ AXI TmrCtr0: Generate mode
 - ◆ AXI GPIO: GPIO2 IO
 - ◆ 100 MHz AXI clock frequency



3.2 AXI Timer Interrupt Interface

• Ex.2: 16 LEDs, cyclic lighting, 1 second interval



3.2 AXI Timer Interrupt Interface

Ex.2: 16 LEDs, cyclic lighting, 1 second interval

#include "xil_io.h" // Use I/O functions, not API functions #include "stdio.h"

#define INTC BASE 0x41200000 #define GPIO_BASE 0x40000000 #define TIMER BASE 0x41C00000

#define INTC_ISR (INTC_BASE + 0x0) #define INTC IER (INTC BASE + 0x8)

#define INTC_IAR (INTC_BASE + 0xC) #define INTC MER (INTC BASE + 0x1C)

#define GPIO2_DATA (GPIO_BASE + 0x8)

#define GPIO2_TRI (GPIO_BASE + 0xC) #define TIMER_TCSR0 (TIMER_BASE + 0)

#define TIMER_TLR0 (TIMER_BASE + 4) #define TIMER_TCR0 (TIMER_BASE + 8)

电子信息与通信学院

3.2 AXI Timer Interrupt Interface

• Ex.2: 16 LEDs, cyclic lighting, 1 second interval

void main() {

Xil_Out32(GPIO2_TRI, 0x0); // set GPIO2_TRI, GPIO2_IO as output Xi1_Out32(TIMER_TCSR0, 0x0); // reset TIMER_TCSR0

 $\mbox{Xil_Out32(TIMER_TLR0, 99999998); // 100MHz clock, dec count to 0 in 1sec.}$

// set TCSR[LOAD]=1, so that counter loads the value from TLR

Xil_Out32(TIMER_TCSR0, Xil_In32(TIMER_TCSR0) | 0x20);

// TCSR[LOAD]=0, TCSR[ENT]=TCSR[ENIT]=TCSR[ARHT]=TCSR[UDT]=1 // start counter, enable timer, intr enable, auto load, count down

Xil_Out32(TIMER_TCSR0, Xil_In32(TIMER_TCSR0) & 0x7DF | 0xD2);

Xil_Out32(INTC_IER, 0x8); // set INTC_IER, enable INTC ISR[3] Xil_Out32(INTC_MER, 0x3); // set INTC_MER, enable INTC irq and intr

microblaze_enable_interrupts(); while(1);

电子信息与通信学院

电子信息与通信学院

电子信息与通信学院

3.3 AXI Quad SPI Interrupt Interface

- SPI (Serial Peripheral Interface)
 - ◆ A Synchronized Serial Internal Bus between ICs
 - ◆ Full duplex mode
 - ◆ Master-slave architecture, with a single master
 - ◆ Four-wire serial bus
 - SCLK: Serial Clock (output from master)
 - MOSI: Master Output Slave Input (data output from master)
 - ➤ MISO: Master Input Slave Output (data output from slave)
 - >/SS: Slave Select (Low level active, sent by master)




• DSPI (Dual SPI), QSPI (Quad SPI)





37/52

39/52

38/52







3.3 AXI Quad SPI Interrupt Interface

AXI Quad SPI IP Core I/O Signals


Name	I/O	Initial	Description	
ip2intc_irpt	0	-	Interrupt control signal from SPI	
sck_o	0	0	SPI bus clock output	
sck_t	0	1	3-state enable for SPI bus clock, Active low	
SS_0 _[(N - 1):0]	0	1	Output one-hot encoded	
ss_t	0	1	3-state enable for slave select, Active low	
io_o _[3:0]	0	-	MOSI output	
io_t _[3:0]	0	1	3-state enable master output slave input, Active low	
sck_i	ı	-	SPI bus clock input	
io_i _[3:0]	ı	-	MOSI input	
ss_i _[(N-1):0]	ı	-	Input one-hot encoded	
spisel	ı	1	Slave mode: Slave select active low input Master mode: Must be set to 1	
s axi *	٠.	_	AXI4, AXI4-Lite, AXI-Stream signals	

▲电子信息与通信学院 SCHOOL OF ELECTRONIC INFORMATION AND COMMUNICATIONS

42/52

3.3 AXI Quad SPI Interrupt Interface

AXI Quad SPI IP Core Registers



3.3 AXI Quad SPI Interrupt Interface

• SPICR (SPI Control Register, Offset: 0x60)

Bit	Name	Default	Description
0	LOOP	0	0 / 1: Normal operation / Loopback mode (Only Master)
1	SPE	0	0 / 1: Disabled / Enable SPI system
2	Master	0	0 / 1: Slave / Master configuration
3	CPOL	0	0 / 1: Active High / Low clock, SCK idles low / high
4	CPHA	0	Clock Phase, transfer formats





43/52

3.3 AXI Quad SPI Interrupt Interface

SPISR (SPI Status Register, Offset: 0x64)

Bit	Name	Default	Description
0	Rx_Empty	1	1: receive FIFO is empty
1	Rx_Full	0	1: the receive FIFO is full
2	Tx_Empty	1	1: the transmit FIFO is empty
3	Tx_Full	0	1: the transmit FIFO is full
4	MODF	0	0 / 1: No error / Error condition detected

• SPISSR (SPI Slave Select Register, Offset: 0x70)


Bit	Name	Default	Description
N-1:0	Selected Slave	1	Active Low, slave select vector of length N-bits
31:N	Reserved	N/A	Reserved
x\ e ?	3 信息与通信	学院	45/52

3.3 AXI Quad SPI Interrupt Interface

- DGIER (Device Global Interrupt Enable, Offset: 0x1C)
 - ♦ $DGIER_{[31]}$: 1 = Global Interrupt Enable (GIE)
- *IPISR* (IP Interrupt Status Register, Offset: 0x20)
 - ◆ Toggle on Write
 - \succeq Writing a 1 to a bit position within the register causes the corresponding bit to toggle

mis T

- IPIER (IP Interrupt Enable Register, Offset: 0x28)
 - ◆ Interrupt Source Enable



3.3 AXI Quad SPI Interrupt Interface

Ex.3: Sawtooth signal generator

