

Lab 02: Assembly Programming Setup & HW 1

Hunjun Lee
hunjunlee@hanyang.ac.kr

What we will do ...

- ◆ We will eventually implement the CPU for MIPS architecture
- ◆ For debugging purpose, you will need to implement a testbench to check if your CPU is working properly
- ◆ For that, you need to know how to do an assembly programming
 - Refer to the following link for the detailed MIPS ISA
 - <https://opencores.org/projects/plasma/opcodes>

Target MIPS Assembly - 1

Assembly	Action	Opcode bitfields					
ADDU rd, rs, rt	$rd = rs + rt$	000000	rs	rt	rd	00000	100001
ADDIU rt, rs, imm	$rt = rs + \text{sign}(\text{imm})$	001001	rs	rt	imm		
AND rd, rs, rt	$rd = rs \& rt$	000000	rs	rt	rd	00000	100100
ANDI rt, rs, imm	$rt = rs \& \text{zero}(\text{imm})$	001111	rs	rt	imm		
LUI rt,imm	$rt = \text{imm} \ll 16$	000000	rs	rt	imm		
NOR rd,rs,rt	$rd = \sim(rs \mid rt)$	000000	rs	rt	rd	00000	100111
OR rd,rs,rt	$rd = rs \mid rt$	000000	rs	rt	rd	00000	100101
ORI rt,rs,imm	$rt = rs \mid \text{zero}(\text{imm})$	001101	rs	rt	imm		
SLT rd,rs,rt	$rd = rs < rt$	000000	rs	rt	rd	00000	101010
SLTI rt,rs,imm	$rt = rs < \text{sign}(\text{imm})$	001010	rs	rt	imm		
SLTIU rt,rs,imm	$rt = rs < \text{sign}(\text{imm})$	001011	rs	rt	imm		
SLTU rd,rs,rt	$rd = rs < rt$	000000	rs	rt	rd	00000	101011
SUBU rd,rs,rt	$rd = rs - rt$	000000	rs	rt	rd	00000	100011
XOR rd,rs,rt	$rd = rs \wedge rt$	000000	rs	rt	rd	00000	101010
XORI rt,rs,imm	$rt = rs \wedge \text{zero}(\text{imm})$	001010	rs	rt	imm		

Target MIPS Assembly - 2

Assembly	Action	Opcode bitfields					
SLL rd, rt, sa	rd = rs << sa	000000	rs	rt	rd	sa	000000
SRA rd, rt, sa	rd = rt >> sa (arithmetic)	000000	rs	rt	rd	sa	000011
SRL rd, rt, sa	rd = rt >> sa (logical)	000000	rs	rt	rd	sa	000010
BEQ rs, rt, offset	if(rs == rt) pc += sign(offset) << 2	000100	rs	rt	offset		
BNE rs, rt, offset	if(rs != rt) pc += sign(offset) << 2	000101	rs	rt	offset		
J target	pc=pc_upper (target << 2)	000010	target				
JAL target	r31 = pc; pc=pc_upper (target << 2)	000011	target				
JR rs	pc = rs	000000	rs	0000000000000000			001000
LW rt, offset(rs)	rt = MEM[sign(offset) + rs]	100011	rs	rt	offset		
SW rt, offset(rs)	MEM[sign(offset) + rs] = rt	101011	rs	rt	offset		

***You'll be implementing a CPU that supports these ISAs
Use these for your assembly programming!***

Some minor issues

◆ add vs. addu / sub vs. subu

- There is no fundamental difference between signed and unsigned operations (for add and subtraction)
- In the following projects, we will only use unsigned add and subtract operations

◆ signed vs. zero extension

- Some operations require zero extension (e.g., logical immediate operations)

MIPS Assembly Setup



- ◆ You need to use the MIPS emulator
 - download from the link below ...
 - <https://dpetersanderson.github.io/download.html>
- ◆ Program an assembly (.asm file) and you can emulate how each instruction modifies the architectural state
 - Register file values
 - Memory data
 - Program counter value
- ◆ Again, this is to make a testbench for your MIPS CPU implementation in Verilog (later projects)
 - Not mandatory ... but it will help you 'a lot'

Programming MIPS Assembly

- ◆ You can program using the MIPS assembly in the previous slides
- ◆ By the way ... Mars supports some high-level assemblies that are decomposed into multiple low-level assemblies
 - Examples ...
 - `li $t0, 1000000`
 - `lui $at, 0x0000000f`
 - `ori $t0, $at, 0x00004240`
- ◆ Practice ... with various programs


Memory Setup

- ◆ We'll be designing a “small” memory setup that does not fully use the 32-bit address space
- ◆ Use the compact memory format ...
 - Our CPU implementation will assume the exactly same memory format



Compile

- ◆ After programming, you can assemble the code which converts the MIPS assembly program into the machine code



Execution

- ◆ You can execute each instruction one by one ...

File Edit Run Settings Tools Help

One-by-One

Run speed at max (no intera

Edit Execute

Execute all Revert

Text Segment

Bkpt	Address	Code	Basic	Source
<input type="checkbox"/>	0	0x3c01000f	lui \$1,0x0000000f	3: li \$t0, 1000000
<input type="checkbox"/>	4	0x34284240	ori \$8,\$1,0x00004240	
<input type="checkbox"/>	8	0x3c01a14c	lui \$1,0xffffa14c	4: li \$t0, -1588822599
<input type="checkbox"/>	12	0x34287db9	ori \$8,\$1,0x00007db9	
<input type="checkbox"/>	16	0x3c014c96	lui \$1,0x00004c96	5: li \$t1, 1284959778
<input type="checkbox"/>	20	0x3429ee22	ori \$9,\$1,0x0000ee22	
<input type="checkbox"/>	24	0x3c018500	lui \$1,0xffff8500	6: li \$t2, -2063573906
<input type="checkbox"/>	28	0x342a5c6e	ori \$10,\$1,0x00005c6e	
<input type="checkbox"/>	32	0x3c010565	lui \$1,0x00000565	7: li \$t3, 90508380
<input type="checkbox"/>	36	0x342b0c5c	ori \$11,\$1,0x00000c5c	
<input type="checkbox"/>	40	0x3c015560	lui \$1,0x00005560	8: li \$t4, 1432376667
<input type="checkbox"/>	44	0x342c555b	ori \$12,\$1,0x0000555b	
<input type="checkbox"/>	48	0x3c01975a	lui \$1,0xffff975a	9: li \$t5, -1755702711
<input type="checkbox"/>	52	0x342d1a49	ori \$13,\$1,0x00001a49	
<input type="checkbox"/>	56	0x0c0000a0	jal 640	10: jal func
<input type="checkbox"/>	60	0x01089821	addu \$19,\$8,\$8	11: addu \$s3, \$t0, \$t0
<input type="checkbox"/>	64	0x01089821	addu \$19,\$8,\$8	12: addu \$t1, \$t0, \$t1

Architectural States

- ◆ You can see the architectural states as you execute each instruction in sequence

Data Segment					
Address	Value (+0)	Value (+4)	Value (+8)	Value (+12)	Value (+16)
8192	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8224	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8256	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8288	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8320	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8352	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8384	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8416	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8448	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8480	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8512	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8544	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8576	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000
8608	0x00000000	0x00000000	0x00000000	0x00000000	0x00000000

0x00002000 (.data) ☐ Hexadecimal Addresses ☒ Hexadecimal

0x00001000 (.extern)
0x00002000 (.data)
0x00003000 (heap)
current \$gp
current \$sp
0x00000000 (.text)
0x00005000 (.kdata)
0x00007f00 (MMIO)

Mars Messages Run I/O

Assemble: assembling C:\Users\user\Desktop\Architecture Lab
Assemble: operation completed successfully.
Assemble: assembling C:\Users\user\Desktop\Architecture Lab

Clear

Memory Data (at difference region ...)

Registers			Coproc 1	Coproc 0
Name	Number	Value		
\$zero	0	0x00000000		
\$at	1	0x00000000		
\$v0	2	0x00000000		
\$v1	3	0x00000000		
\$a0	4	0x00000000		
\$a1	5	0x00000000		
\$a2	6	0x00000000		
\$a3	7	0x00000000		
\$t0	8	0x00000000		
\$t1	9	0x00000000		
\$t2	10	0x00000000		
\$t3	11	0x00000000		
\$t4	12	0x00000000		
\$t5	13	0x00000000		
\$t6	14	0x00000000		
\$t7	15	0x00000000		
\$s0	16	0x00000000		
\$s1	17	0x00000000		
\$s2	18	0x00000000		
\$s3	19	0x00000000		
\$s4	20	0x00000000		
\$s5	21	0x00000000		
\$s6	22	0x00000000		
\$s7	23	0x00000000		
\$t8	24	0x00000000		
\$t9	25	0x00000000		
\$k0	26	0x00000000		
\$k1	27	0x00000000		
\$gp	28	0x00001800		
\$sp	29	0x00003ffc		
\$fp	30	0x00000000		
\$ra	31	0x00000000		
pc		0x00000000		
hi		0x00000000		
lo		0x00000000		

Register file data

Use these to debug your cpp and Verilog implementation in the later projects!

Now ... about your project!

Basic ALU Implementation

- ◆ You will design an ALU for your MIPS CPU
 - The ALU receives two 32-bit operands
 - operand1
 - operand2
 - A 5-bit shift amount (for shift operations)
 - shamt
 - A 4-bit control signal
 - aluop
 - A 32-bit output result
 - alu_result
- ◆ You will implement the ALU in both cpp and Verilog

Overview

- ◆ To operate as a MIPS ALU, it needs to support the following operations

Aluop	Operations	Action
ALU_ADDU	Add (w/o overflow)	<code>alu_result = operand1 + operand2</code>
ALU_AND	AND	<code>alu_result = operand1 and operand2</code>
ALU_NOR	NOR	<code>alu_result = operand1 nor operand2</code>
ALU_OR	OR	<code>alu_result = operand1 or operand2</code>
ALU_SLL	Shift left logical	<code>alu_result = operand2 << shamt</code>
ALU_SRA	Shift right arithmetic	<code>alu_result = operand2 >>> shamt</code>
ALU_SRL	Shift right logical	<code>alu_result = operand2 >> shamt</code>
ALU_SUBU	Sub (w/o overflow)	<code>alu_result = operand1 - operand2</code>
ALU_XOR	XOR	<code>alu_result = operand1 xor operand2</code>
ALU_SLT	Set less than	<code>alu_result = operand1 < operand2</code>
ALU_SLTU	Set less than unsigned	<code>alu_result = unsigned(operand1) < unsigned(operand2)</code>
ALU_EQ	Equal	<code>alu_result = operand1 == operand2</code>
ALU_NEQ	Not equal	<code>alu_result = operand1 != operand2</code>
ALU_LUI	Set upper bits	<code>alu_result = operand2 << 16</code>

Overview ...

- ◆ You will be given two different files
 - global.h for the high-level simulator
 - GLOBAL.v for the Verilog simulator

```
1 enum ALUOp {  
2     ALU_ADD = 0,  
3     ALU_AND = 1,  
4     ALU_NOR = 2,  
5     ALU_OR = 3,  
6     ALU_SLL = 4,  
7     ALU_SRA = 5,  
8     ALU_SRL = 6,  
9     ALU_SUB = 7,  
10    ALU_XOR = 8,  
11    ALU_SLT = 9,  
12    ALU_EQ = 10,  
13    ALU_NEQ = 11,  
14    ALU_LUI = 12  
15 };
```

```
1 `define ALU_ADDU 4'b0000  
2 `define ALU_AND 4'b0001  
3 `define ALU_NOR 4'b0010  
4 `define ALU_OR 4'b0011  
5 `define ALU_SLL 4'b0100  
6 `define ALU_SRA 4'b0101  
7 `define ALU_SRL 4'b0110  
8 `define ALU_SUBU 4'b0111  
9 `define ALU_XOR 4'b1000  
10 `define ALU_SLT 4'b1001  
11 `define ALU_SLTU 4'b1010  
12 `define ALU_EQ 4'b1011  
13 `define ALU_NEQ 4'b1100  
14 `define ALU_LUI 4'b1101
```

Debugging CPP

- ◆ I made 100 reference tests to check the functionality of the CPP

```
// I'm providing 100 reference tests!
ifstream fin_op1_ref;
ifstream fin_op2_ref;
ifstream fin_shamt_ref;
ifstream fin_funct_ref;
ifstream fin_result_ref;
fin_op1_ref.open("operand1.ref");
fin_op2_ref.open("operand2.ref");
fin_shamt_ref.open("shamt.ref");
fin_funct_ref.open("funct.ref");
fin_result_ref.open("alu_result.ref");

int PASSED = 0;
int FAILED = 0;
for (int cycle = 0; cycle < 100; cycle++) {
    fin_op1_ref >> operand1;
    fin_op2_ref >> operand2;
    fin_shamt_ref >> shamt;
    fin_funct_ref >> aluop;
    fin_result_ref >> alu_result_ref;

    alu.compute(operand1, operand2, shamt, aluop, &alu_result);

    if (alu_result == alu_result_ref)
        PASSED += 1;
    else
        FAILED += 1;
}
cout << "PASSED: " << PASSED << ", FAILED: " << FAILED << endl;
```


Debugging Verilog - 1

- ◆ The CPP simulator generates reference data to debug the Verilog modules!

```
// Make a custom testbench using our cpp simulator!
ofstream fout_op1;
ofstream fout_op2;
ofstream fout_shamt;
ofstream fout_funcnt;
ofstream fout_result;
fout_op1.open("operand1.mem");
fout_op2.open("operand2.mem");
fout_shamt.open("shamt.mem");
fout_funcnt.open("funct.mem");
fout_result.open("alu_result.mem");

// This is the provided example, but you can try out different cases (if you want)
for (int cycle = 0; cycle < 1000; cycle++) {
    operand1 = ((rand() << 1) + rand());
    operand2 = ((rand() << 1) + rand());
    shamt = rand() % 32;
    aluop = rand() % 14;

    alu.compute(operand1, operand2, shamt, aluop, &alu_result);

    // Write down the file! (to use as testbench!)
    fout_op1 << std::setw(8) << std::setfill('0') << std::hex << operand1 << endl;
    fout_op2 << std::setw(8) << std::setfill('0') << std::hex << operand2 << endl;
    fout_shamt << std::bitset<5>(shamt) << endl;
    fout_funcnt << std::bitset<4>(aluop) << endl;
    fout_result << std::setw(8) << std::setfill('0') << std::hex << alu_result << endl;
}
```

Debugging Verilog - 2

- ◆ Verilog testbench utilizes the generate .mem files to debug your hardware module ...

```
task Test;
    input [31:0] operand1_in;
    input [31:0] operand2_in;
    input [4:0] shamt_in;
    input [3:0] funct_in;
    input [31:0] alu_result_in;
begin
    operand1 = operand1_in;
    operand2 = operand2_in;
    shamt = shamt_in;
    funct = funct_in;
    $display("TEST CTRL Sig: %h :", funct);
    #1;
    if (alu_result == alu_result_in) begin
        $display("PASSED");
        PASSED = PASSED + 1;
    end
    else begin
        $display("FAILED");
        $display("funct: %d, operand1 = %d, operand2 = %d, shamt = %d, result = %h (Ans : %h)",
            funct, operand1, operand2, shamt, alu_result, alu_result_in);
        FAILED = FAILED + 1;
    end
end
endtask

// Load the data from the memory
initial begin
    $readmemh("operand1.mem", operand1_mem);
    $readmemh("operand2.mem", operand2_mem);
    $readmemb("shamt.mem", shamt_mem);
    $readmemb("funct.mem", funct_mem);
    $readmemh("alu_result.mem", alu_result_mem);
end
```

Submission

- ◆ ALU implementation modify ALU.cpp and ALU.v
- ◆ Submission (Zip all the files)
 - For a two-people team: lab1_student_id1_student_id2.zip
 - For a one-person team: lab1_student_id.zip
 - You must follow the format (-10% for wrong file format)
 - Example:
 - lab1_2020102030.zip
 - lab1_2020102030_2022103040.zip
 - The zip file should contain:
 - ALU.cpp, ALU.v
 - lab1_report.pdf

Submission

- ◆ You need to write 4-page report for each submission
 - Explain the overall structure and how you implemented each program
 - Write down the difficulties if you had one
 - Draw the hardware modules if needed ...

- ◆ Due: Fri. March 28st
 - 1 week delay: -20%
 - 2 week delay: -50%
 - Further delay: 0 point