

WEI ZHOU

3342 La Costa Way, San Jose · 408-314-0355

wei.zhou@sbcglobal.net · <https://www.linkedin.com/in/weizhou1>

Skills

20+ years industry veteran in system engineering, design and validation, HW/FW/FPGA
Problem solver, leader with deep passion for technology

Experience

Sep 2018 - PRESENT

SK Hynix Memory Solution - *Senior Director*

- Lead Advance Interface Engineering Group
- Responsible for high speed interface (PCIE/DDR/NAND) prototyping, characterization, trouble shooting and customer engagement .
- Lead prototyping and system engineering projects for HBF, interface error injection, SSD offloading for LLM training
- Supporting Tie1 customers on high speed interface, being instrumental for bring SSD solution to Tie1 customers

Apr 2004 - Aug 2018

Marvell Semiconductor - *Senior Engineer - Senior Director*

- Manage 100+ storage system engineering team across 5 different Geo locations
- HW/FW development and system engineering for all storage SOC covering SSD, HDD and storage networking
- FPGA/Palladium prototyping and pre/post silicon validation
- SI/PI/EMI design and simulation for Die/package/board

Apr 2001 - Mar 2004

Altera Corporation - *Adv Product Engineer*

- High speed interface board design, PHY characterization, SI/PI simulation

Education

Sep 1998 - Mar 2001

MS APPLIED PHYSICS, **STANFORD UNIVERSITY**

PhD candidate worked in Prof David Miller's group on silicon Opto-electronics design and integration

Sep 1990 - June 1995

BS Physics, University of Science and Technology of China

PATENTS

US8074112, US8151037, US8270194, US8206555, US8533387, US8996892,
US9201825, US9396145, US9164914, US9286202