


1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4


CameraBus

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 23.09.2016	Time: 12:04:12	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-CameraBoard.Sch				







dmpro16-pcb-v1-FPGA-Bank14
dmpro16-pcb-v1-FPGA-Bank14.SchDoc




dmpro16-pcb-v1-FPGA-Bank15
dmpro16-pcb-v1-FPGA-Bank15.SchDoc




dmpro16-pcb-v1-FPGA-Bank34
dmpro16-pcb-v1-FPGA-Bank34.SchDoc




dmpro16-pcb-v1-FPGA-Bank35
dmpro16-pcb-v1-FPGA-Bank35.SchDoc



dmpro16-pcb-v1-FPGA-Power
dmpro16-pcb-v1-FPGA-Power.SchDoc




dmpro16-pcb-v1-FPGA-Config
dmpro16-pcb-v1-FPGA-Config.SchDoc



FPGABus

CameraBus

SDBus

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 23.09.2016	Time: 12:04:12	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA.SchDoc					

U1A

BANK 14	IO_0_14	K12
	IO_L1P_T0_D00_MOSI_14	T13
	IO_L1N_T0_D01_DIN_14	T14
	IO_L2P_T0_D02_14	K15
	IO_L2N_T0_D03_14	K16
	IO_L3P_T0_DQS_PUDC_B_14	L15
	IO_L3N_T0_DQS_EMCCLK_14	M15
	IO_L4P_T0_D04_14	L14
	IO_L4N_T0_D05_14	M14
	IO_L5P_T0_D06_14	K13
	IO_L5N_T0_D07_14	L13
	IO_L6P_T0_FCS_B_14	L12
	IO_L6N_T0_D08_VREF_14	M12
	IO_L7P_T1_D09_14	M16
	IO_L7N_T1_D10_14	N16
	IO_L8P_T1_D11_14	P15
	IO_L8N_T1_D12_14	P16
	IO_L9P_T1_DQS_14	R15
	IO_L9N_T1_DQS_D13_14	R16
	IO_L10P_T1_D14_14	T14
	IO_L10N_T1_D15_14	T15
	IO_L11P_T1_SRCC_14	N13
	IO_L11N_T1_SRCC_14	P13
	IO_L12P_T1_MRCC_14	N14
	IO_L12N_T1_MRCC_14	P14
	IO_L13P_T2_MRCC_14	N11
	IO_L13N_T2_MRCC_14	N12
	IO_L14P_T2_SRCC_14	P10
	IO_L14N_T2_SRCC_14	P11
	IO_L15P_T2_DQS_RDWR_B_14	R12
	IO_L15N_T2_DQS_DOUT_CSO_B_14	T12
	IO_L16P_T2_CSI_B_14	R13
	IO_L16N_T2_A15_D31_14	T13
	IO_L17P_T2_A14_D30_14	R10
	IO_L17N_T2_A13_D29_14	R11
	IO_L18P_T2_A12_D28_14	N9
	IO_L18N_T2_A11_D27_14	P9
	IO_L19P_T3_A10_D26_14	M6
	IO_L19N_T3_A09_D25_VREF_14	N6
	IO_L20P_T3_A08_D24_14	P8
	IO_L20N_T3_A07_D23_14	R8
	IO_L21P_T3_DQS_14	T7
	IO_L21N_T3_DQS_A06_D22_14	T8
	IO_L22P_T3_A05_D21_14	T9
	IO_L22N_T3_A04_D20_14	T10
	IO_L23P_T3_A03_D19_14	R5
	IO_L23N_T3_A02_D18_14	T5
	IO_L24P_T3_A01_D17_14	R6
	IO_L24N_T3_A00_D16_14	R7
	IO_25_14	P6

XC7A35T-2FTG256C


Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 23.09.2016	Time: 12:04:12	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank14.S					


1	2	3	4
A	<div> <div>U1B</div> <div> <div>BANK 15</div> <div> <div>IO_0_15</div> <div>IO_L1P_T0_AD0P_15</div> <div>IO_L1N_T0_AD0N_15</div> <div>IO_L2P_T0_AD8P_15</div> <div>IO_L2N_T0_AD8N_15</div> <div>IO_L3P_T0_DQS_AD1P_15</div> <div>IO_L3N_T0_DQS_AD1N_15</div> <div>IO_L4P_T0_15</div> <div>IO_L4N_T0_15</div> <div>IO_L5P_T0_AD9P_15</div> <div>IO_L5N_T0_AD9N_15</div> <div>IO_L6P_T0_15</div> <div>IO_L6N_T0_VREF_15</div> <div>IO_L7P_T1_AD2P_15</div> <div>IO_L7N_T1_AD2N_15</div> <div>IO_L8P_T1_AD10P_15</div> <div>IO_L8N_T1_AD10N_15</div> <div>IO_L9P_T1_DQS_AD3P_15</div> <div>IO_L9N_T1_DQS_AD3N_15</div> <div>IO_L10P_T1_AD11P_15</div> <div>IO_L10N_T1_AD11N_15</div> <div>IO_L11P_T1_SRCC_15</div> <div>IO_L11N_T1_SRCC_15</div> <div>IO_L12P_T1_MRCC_15</div> <div>IO_L12N_T1_MRCC_15</div> <div>IO_L13P_T2_MRCC_15</div> <div>IO_L13N_T2_MRCC_15</div> <div>IO_L14P_T2_SRCC_15</div> <div>IO_L14N_T2_SRCC_15</div> <div>IO_L15P_T2_DQS_15</div> <div>IO_L15N_T2_DQS_ADV_B_15</div> <div>IO_L16P_T2_A28_15</div> <div>IO_L16N_T2_A27_15</div> <div>IO_L17P_T2_A26_15</div> <div>IO_L17N_T2_A25_15</div> <div>IO_L18P_T2_A24_15</div> <div>IO_L18N_T2_A23_15</div> <div>IO_L19P_T3_A22_15</div> <div>IO_L19N_T3_A21_VREF_15</div> <div>IO_L20P_T3_A20_15</div> <div>IO_L20N_T3_A19_15</div> <div>IO_L21P_T3_DQS_15</div> <div>IO_L21N_T3_DQS_A18_15</div> <div>IO_L22P_T3_A17_15</div> <div>IO_L22N_T3_A16_15</div> <div>IO_L23P_T3_FOE_B_15</div> <div>IO_L23N_T3_FWE_B_15</div> <div>IO_L24P_T3_RS1_15</div> <div>IO_L24N_T3_RS0_15</div> <div>IO_25_15</div> </div> </div> <div> <div>D10</div> <div>C8</div> <div>C9</div> <div>A8</div> <div>A9</div> <div>B9</div> <div>A10</div> <div>B10</div> <div>B11</div> <div>B12</div> <div>A12</div> <div>D8</div> <div>D9</div> <div>A13</div> <div>A14</div> <div>C14</div> <div>B14</div> <div>B15</div> <div>A15</div> <div>C16</div> <div>B16</div> <div>C11</div> <div>C12</div> <div>D13</div> <div>C13</div> <div>E12</div> <div>E13</div> <div>E11</div> <div>D11</div> <div>D14</div> <div>D15</div> <div>F12</div> <div>F13</div> <div>E16</div> <div>D16</div> <div>F15</div> <div>E15</div> <div>H11</div> <div>G12</div> <div>H12</div> <div>H13</div> <div>G14</div> <div>F14</div> <div>H16</div> <div>G16</div> <div>F15</div> <div>H16</div> <div>H14</div> <div>G15</div> <div>G11</div> </div> </div>		
B			
C			
D	<div> <div>XC7A35T-2FTG256C</div> </div>		
		<div> <div>Title</div> <div>Altium Limited</div> <div>L3, 12a Rodborough Rd</div> <div>Frenchs Forest</div> <div>NSW</div> <div>Australia 2086</div> </div> <div> <div>Size: A4</div> <div>Number:</div> <div>Revision:</div> </div> <div> <div>Date: 23.09.2016</div> <div>Time: 12:04:12</div> <div>Sheet of</div> </div> <div> <div>File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank15.S...</div> </div>	
1	2	3	4

BANK 34


IO_0_34	L5
IO_L1P_T0_34	L4
IO_L1N_T0_34	M4
IO_L2P_T0_34	M1
IO_L2N_T0_34	M2
IO_L3P_T0_DQS_34	N3
IO_L3N_T0_DQS_34	N2
IO_L4P_T0_34	N1
IO_L4N_T0_34	P1
IO_L5P_T0_34	P4
IO_L5N_T0_34	P3
IO_L6P_T0_34	M5
IO_L6N_T0_VREF_34	N4
IO_L7P_T1_34	R2
IO_L7N_T1_34	R1
IO_L8P_T1_34	R3
IO_L8N_T1_34	T2
IO_L9P_T1_DQS_34	T4
IO_L9N_T1_DQS_34	T3
IO_L10P_T1_34	P5


XC7A35T-2FTG256C

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 23.09.2016	Time: 12:04:12	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmp16\documents\deliveries\pcb\dmp16-pcb-v1\dmp16-pcb-v1-FPGA-Bank34.S				












Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 23.09.2016	Time: 12:04:13	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-MCU-GPIO.Sch					




IOVDD decoupling capacitors



IOVDD decoupling capacitors



IOVDD decoupling capacitors



1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 23.09.2016	Time: 12:04:13	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-PowerSupply.Sch				

