




1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4

CameraBus


Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 25.09.2016	Time: 15:37:59	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-CameraBoard.Sch					







1	2	3	4	
A	<div>U1B</div> <div><div>BANK 15</div><div><div>IO_0_15</div><div>IO_L1P_T0_AD0P_15</div><div>IO_L1N_T0_AD0N_15</div><div>IO_L2P_T0_AD8P_15</div><div>IO_L2N_T0_AD8N_15</div><div>IO_L3P_T0_DQS_AD1P_15</div><div>IO_L3N_T0_DQS_AD1N_15</div><div>IO_L4P_T0_15</div><div>IO_L4N_T0_15</div><div>IO_L5P_T0_AD9P_15</div><div>IO_L5N_T0_AD9N_15</div><div>IO_L6P_T0_15</div><div>IO_L6N_T0_VREF_15</div><div>IO_L7P_T1_AD2P_15</div><div>IO_L7N_T1_AD2N_15</div><div>IO_L8P_T1_AD10P_15</div><div>IO_L8N_T1_AD10N_15</div><div>IO_L9P_T1_DQS_AD3P_15</div><div>IO_L9N_T1_DQS_AD3N_15</div><div>IO_L10P_T1_AD11P_15</div><div>IO_L10N_T1_AD11N_15</div><div>IO_L11P_T1_SRCC_15</div><div>IO_L11N_T1_SRCC_15</div><div>IO_L12P_T1_MRCC_15</div><div>IO_L12N_T1_MRCC_15</div><div>IO_L13P_T2_MRCC_15</div><div>IO_L13N_T2_MRCC_15</div><div>IO_L14P_T2_SRCC_15</div><div>IO_L14N_T2_SRCC_15</div><div>IO_L15P_T2_DQS_15</div><div>IO_L15N_T2_DQS_ADV_B_15</div><div>IO_L16P_T2_A28_15</div><div>IO_L16N_T2_A27_15</div><div>IO_L17P_T2_A26_15</div><div>IO_L17N_T2_A25_15</div><div>IO_L18P_T2_A24_15</div><div>IO_L18N_T2_A23_15</div><div>IO_L19P_T3_A22_15</div><div>IO_L19N_T3_A21_VREF_15</div><div>IO_L20P_T3_A20_15</div><div>IO_L20N_T3_A19_15</div><div>IO_L21P_T3_DQS_15</div><div>IO_L21N_T3_DQS_A18_15</div><div>IO_L22P_T3_A17_15</div><div>IO_L22N_T3_A16_15</div><div>IO_L23P_T3_FOE_B_15</div><div>IO_L23N_T3_FWE_B_15</div><div>IO_L24P_T3_RS1_15</div><div>IO_L24N_T3_RS0_15</div><div>IO_25_15</div></div></div> <div><div>D10</div><div>C8</div><div>C9</div><div>A8</div><div>A9</div><div>B9</div><div>A10</div><div>B10</div><div>B11</div><div>B12</div><div>A12</div><div>D8</div><div>D9</div><div>A13</div><div>A14</div><div>C14</div><div>B14</div><div>B15</div><div>A15</div><div>C16</div><div>B16</div><div>C11</div><div>C12</div><div>D13</div><div>C13</div><div>E12</div><div>E13</div><div>E11</div><div>D11</div><div>D14</div><div>D15</div><div>F12</div><div>F13</div><div>E16</div><div>D16</div><div>F15</div><div>E15</div><div>H11</div><div>G12</div><div>H12</div><div>H13</div><div>G14</div><div>F14</div><div>H16</div><div>G16</div><div>F15</div><div>H16</div><div>H14</div><div>G15</div><div>G11</div></div>			A
B				B
C				C
D				D


Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 25.09.2016	Time: 15:37:59	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank 15					


XC7A35T-2FTG256C

BANK 34


BANK 34	IO_0_34	L5
IO_L1P_T0_34	L4	
IO_L1N_T0_34	M4	
IO_L2P_T0_34	M2	
IO_L2N_T0_34	M1	
IO_L3P_T0_DQS_34	N3	
IO_L3N_T0_DQS_34	N2	
IO_L4P_T0_34	N1	
IO_L4N_T0_34	P1	
IO_L5P_T0_34	P4	
IO_L5N_T0_34	P3	
IO_L6P_T0_34	M5	
IO_L6N_T0_VREF_34	N4	
IO_L7P_T1_34	R2	
IO_L7N_T1_34	R1	
IO_L8P_T1_34	R3	
IO_L8N_T1_34	T2	
IO_L9P_T1_DQS_34	T4	
IO_L9N_T1_DQS_34	T3	
IO_L10P_T1_34	P5	



XC7A35T-2FTG256C

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 15:37:59	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank34.S				




Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW		
Size: A4	Number:	Revision:	Australia 2086		
Date: 25.09.2016	Time: 15:37:59	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank35.Sch					







VCCO Bank 0 decoupling caps





VCCO Bank 14 decoupling caps



VCCBRAM decoupling caps




VCCO Bank 15 decoupling caps




Do VCCADC and VCCBATT have to be connected to anything? If so, what can they be connected to?


VCCINT decoupling caps




VCCO Bank 34 decoupling caps





VCCAUX decoupling caps



VCCO Bank 35 decoupling caps









Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 15:38:00	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-MCU-GPIO.Sch				







IOVDD decoupling capacitors







IOVDD decoupling capacitors





IOVDD decoupling capacitors







Title			<div>Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086</div> <div></div>
Size: A4	Number:	Revision:	
Date: 25.09.2016	Time: 15:38:00	Sheet of	
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-PowerSupply.Sch			




Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 15:38:00	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-SDcard.SchDoc				



Title		
Size	Number	Revision
A4		
Date:	25.09.2016	Sheet of
File:	C:\Users\...\dmpro16-pcb-v1-TopLevel.SchDoc	Drawn By:



Trigger Button: Triggers the MCU to wake up from sleep and start a new acquisition.

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 15:38:00	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-UserInput.SchDoc				