





Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 21:43:16	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-CameraBoard				





Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 25.09.2016	Time: 21:43:16	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA.SchDoc					



Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 21:43:16	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank14				

1	2	3	4
A	<div> <div>U1B</div> <div> <div>BANK 15</div> <div> <div>IO_0_15</div> <div>IO_L1P_T0_AD0P_15</div> <div>IO_L1N_T0_AD0N_15</div> <div>IO_L2P_T0_AD8P_15</div> <div>IO_L2N_T0_AD8N_15</div> <div>IO_L3P_T0_DQS_AD1P_15</div> <div>IO_L3N_T0_DQS_AD1N_15</div> <div>IO_L4P_T0_15</div> <div>IO_L4N_T0_15</div> <div>IO_L5P_T0_AD9P_15</div> <div>IO_L5N_T0_AD9N_15</div> <div>IO_L6P_T0_15</div> <div>IO_L6N_T0_VREF_15</div> <div>IO_L7P_T1_AD2P_15</div> <div>IO_L7N_T1_AD2N_15</div> <div>IO_L8P_T1_AD10P_15</div> <div>IO_L8N_T1_AD10N_15</div> <div>IO_L9P_T1_DQS_AD3P_15</div> <div>IO_L9N_T1_DQS_AD3N_15</div> <div>IO_L10P_T1_AD11P_15</div> <div>IO_L10N_T1_AD11N_15</div> <div>IO_L11P_T1_SRCC_15</div> <div>IO_L11N_T1_SRCC_15</div> <div>IO_L12P_T1_MRCC_15</div> <div>IO_L12N_T1_MRCC_15</div> <div>IO_L13P_T2_MRCC_15</div> <div>IO_L13N_T2_MRCC_15</div> <div>IO_L14P_T2_SRCC_15</div> <div>IO_L14N_T2_SRCC_15</div> <div>IO_L15P_T2_DQS_15</div> <div>IO_L15N_T2_DQS_ADV_B_15</div> <div>IO_L16P_T2_A28_15</div> <div>IO_L16N_T2_A27_15</div> <div>IO_L17P_T2_A26_15</div> <div>IO_L17N_T2_A25_15</div> <div>IO_L18P_T2_A24_15</div> <div>IO_L18N_T2_A23_15</div> <div>IO_L19P_T3_A22_15</div> <div>IO_L19N_T3_A21_VREF_15</div> <div>IO_L20P_T3_A20_15</div> <div>IO_L20N_T3_A19_15</div> <div>IO_L21P_T3_DQS_15</div> <div>IO_L21N_T3_DQS_A18_15</div> <div>IO_L22P_T3_A17_15</div> <div>IO_L22N_T3_A16_15</div> <div>IO_L23P_T3_FOE_B_15</div> <div>IO_L23N_T3_FWE_B_15</div> <div>IO_L24P_T3_RS1_15</div> <div>IO_L24N_T3_RS0_15</div> <div>IO_25_15</div> </div> </div> <div> <div>D10</div> <div>C8</div> <div>C9</div> <div>A8</div> <div>A9</div> <div>B9</div> <div>A10</div> <div>B10</div> <div>B11</div> <div>B12</div> <div>A12</div> <div>D8</div> <div>D9</div> <div>A13</div> <div>A14</div> <div>C14</div> <div>B14</div> <div>B15</div> <div>A15</div> <div>C16</div> <div>B16</div> <div>C11</div> <div>C12</div> <div>D13</div> <div>C13</div> <div>E12</div> <div>E13</div> <div>E11</div> <div>D11</div> <div>D14</div> <div>D15</div> <div>F12</div> <div>F13</div> <div>E16</div> <div>D16</div> <div>F15</div> <div>E15</div> <div>H11</div> <div>G12</div> <div>H12</div> <div>H13</div> <div>G14</div> <div>F14</div> <div>H16</div> <div>G16</div> <div>F15</div> <div>H16</div> <div>H14</div> <div>G15</div> <div>G11</div> </div> </div>		
B			
C			
D	<div> <div>XC7A35T-2FTG256C</div> </div>		
		<div> <div>Title</div> <div>Altium Limited</div> <div>L3, 12a Rodborough Rd</div> <div>Frenchs Forest</div> <div>NSW</div> <div>Australia 2086</div> </div> <div> <div>Size: A4</div> <div>Number:</div> <div>Revision:</div> </div> <div> <div>Date: 25.09.2016</div> <div>Time: 21:43:16</div> <div>Sheet of</div> </div> <div> <div>File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank15.S...</div> </div>	
1	2	3	4



1

2

3

4

A

A

B

B

C

C

D

D

U1D

BANK 35

IO\_0\_35  
IO\_L1P\_T0\_AD4P\_35  
IO\_L1N\_T0\_AD4N\_35  
IO\_L2P\_T0\_AD12P\_35  
IO\_L2N\_T0\_AD12N\_35  
IO\_L3P\_T0\_DQS\_AD5P\_35  
IO\_L3N\_T0\_DQS\_AD5N\_35  
IO\_L4P\_T0\_35  
IO\_L4N\_T0\_35  
IO\_L5P\_T0\_AD13P\_35  
IO\_L5N\_T0\_AD13N\_35  
IO\_L6P\_T0\_35  
IO\_L6N\_T0\_VREF\_35  
IO\_L7P\_T1\_AD6P\_35  
IO\_L7N\_T1\_AD6N\_35  
IO\_L8P\_T1\_AD14P\_35  
IO\_L8N\_T1\_AD14N\_35  
IO\_L9P\_T1\_DQS\_AD7P\_35  
IO\_L9N\_T1\_DQS\_AD7N\_35  
IO\_L10P\_T1\_AD15P\_35  
IO\_L10N\_T1\_AD15N\_35  
IO\_L11P\_T1\_SRCC\_35  
IO\_L11N\_T1\_SRCC\_35  
IO\_L12P\_T1\_MRCC\_35  
IO\_L12N\_T1\_MRCC\_35  
IO\_L13P\_T2\_MRCC\_35  
IO\_L13N\_T2\_MRCC\_35  
IO\_L14P\_T2\_SRCC\_35  
IO\_L14N\_T2\_SRCC\_35  
IO\_L15P\_T2\_DQS\_35  
IO\_L15N\_T2\_DQS\_35  
IO\_L16P\_T2\_35  
IO\_L16N\_T2\_35  
IO\_L17P\_T2\_35  
IO\_L17N\_T2\_35  
IO\_L18P\_T2\_35  
IO\_L18N\_T2\_35  
IO\_L19P\_T3\_35  
IO\_L19N\_T3\_VREF\_35  
IO\_L20P\_T3\_35  
IO\_L20N\_T3\_35  
IO\_L21P\_T3\_DQS\_35  
IO\_L21N\_T3\_DQS\_35  
IO\_L22P\_T3\_35  
IO\_L22N\_T3\_35  
IO\_L23P\_T3\_35  
IO\_L23N\_T3\_35  
IO\_L24P\_T3\_35  
IO\_L24N\_T3\_35  
IO\_25\_35

F6  
B7  
A7  
B6  
B5  
A5  
A4  
B4  
A3  
C7  
C6  
D6  
D5  
C3  
C2  
B2  
A2  
C1  
B1  
E2  
D1  
E3  
D3  
D2  
D4  
C4  
F5  
E5  
F4  
F3  
F2  
E1  
G5  
G4  
G2  
G1  
H5  
H4  
J5  
J4  
H2  
H1  
J3  
H3  
K1  
J1  
L3  
L2  
K3  
K2  
K5

XC7A35T-2FTG256C


Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 25.09.2016	Time: 21:43:16	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank35.S					

1


2

3


4










How to hook up programming interface etc.???


Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 25.09.2016	Time: 21:43:17	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Config So					




VCCO Bank 0 decoupling caps





VCCO Bank 14 decoupling caps



VCCBRAM decoupling caps




VCCO Bank 15 decoupling caps




Do VCCADC and VCCBATT have to be connected to anything? If so, what can they be connected to?


VCCINT decoupling caps




VCCO Bank 34 decoupling caps





VCCAUX decoupling caps



VCCO Bank 35 decoupling caps









Title			<i>Altium Limited</i> <i>L3, 12a Rodborough Rd</i> <i>Frenchs Forest</i> <i>NSW</i> <i>Australia 2086</i>	
Size: <b>A4</b>	Number:	Revision:		
Date: <b>25.09.2016</b>	Time: <b>21:43:17</b>	Sheet of		
File: <b>C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-MCU-GPIO.Sch</b>				







IOVDD decoupling capacitors



IOVDD decoupling capacitors







IOVDD decoupling capacitors





Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 21:43:17	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-MCU-Power.Sch				

Need some way of connecting a battery to the voltage regulators. Will 4 AAA cells suffice?







Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 21:43:17	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-SDcard.SchDoc				







Trigger Button: Triggers the MCU to wake up from sleep and start a new acquisition.

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 25.09.2016	Time: 21:43:18	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-UserInput.SchDoc				