


1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4


CameraBus

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 22.09.2016	Time: 08:48:57	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-CameraBoard.Sch				







1	2	3	4
A	<div> <div>U1A</div> <div> <div>BANK 14</div> <div> <div>IO_0_14</div> <div>IO_L1P_T0_D00_MOSI_14</div> <div>IO_L1N_T0_D01_DIN_14</div> <div>IO_L2P_T0_D02_14</div> <div>IO_L2N_T0_D03_14</div> <div>IO_L3P_T0_DQS_PUDC_B_14</div> <div>IO_L3N_T0_DQS_EMCCLK_14</div> <div>IO_L4P_T0_D04_14</div> <div>IO_L4N_T0_D05_14</div> <div>IO_L5P_T0_D06_14</div> <div>IO_L5N_T0_D07_14</div> <div>IO_L6P_T0_FCS_B_14</div> <div>IO_L6N_T0_D08_VREF_14</div> <div>IO_L7P_T1_D09_14</div> <div>IO_L7N_T1_D10_14</div> <div>IO_L8P_T1_D11_14</div> <div>IO_L8N_T1_D12_14</div> <div>IO_L9P_T1_DQS_14</div> <div>IO_L9N_T1_DQS_D13_14</div> <div>IO_L10P_T1_D14_14</div> <div>IO_L10N_T1_D15_14</div> <div>IO_L11P_T1_SRCC_14</div> <div>IO_L11N_T1_SRCC_14</div> <div>IO_L12P_T1_MRCC_14</div> <div>IO_L12N_T1_MRCC_14</div> <div>IO_L13P_T2_MRCC_14</div> <div>IO_L13N_T2_MRCC_14</div> <div>IO_L14P_T2_SRCC_14</div> <div>IO_L14N_T2_SRCC_14</div> <div>IO_L15P_T2_DQS_RDWR_B_14</div> <div>IO_L15N_T2_DQS_DOUT_CSO_B_14</div> <div>IO_L16P_T2_CSI_B_14</div> <div>IO_L16N_T2_A15_D31_14</div> <div>IO_L17P_T2_A14_D30_14</div> <div>IO_L17N_T2_A13_D29_14</div> <div>IO_L18P_T2_A12_D28_14</div> <div>IO_L18N_T2_A11_D27_14</div> <div>IO_L19P_T3_A10_D26_14</div> <div>IO_L19N_T3_A09_D25_VREF_14</div> <div>IO_L20P_T3_A08_D24_14</div> <div>IO_L20N_T3_A07_D23_14</div> <div>IO_L21P_T3_DQS_14</div> <div>IO_L21N_T3_DQS_A06_D22_14</div> <div>IO_L22P_T3_A05_D21_14</div> <div>IO_L22N_T3_A04_D20_14</div> <div>IO_L23P_T3_A03_D19_14</div> <div>IO_L23N_T3_A02_D18_14</div> <div>IO_L24P_T3_A01_D17_14</div> <div>IO_L24N_T3_A00_D16_14</div> <div>IO_25_14</div> </div> </div> <div> <div>K12</div> <div>T13</div> <div>T14</div> <div>K15</div> <div>K16</div> <div>T15</div> <div>M15</div> <div>T14</div> <div>M14</div> <div>K13</div> <div>T13</div> <div>T12</div> <div>M12</div> <div>M16</div> <div>N16</div> <div>P15</div> <div>P16</div> <div>R15</div> <div>R16</div> <div>T14</div> <div>T15</div> <div>N13</div> <div>P13</div> <div>N14</div> <div>P14</div> <div>N11</div> <div>N12</div> <div>P10</div> <div>P11</div> <div>R12</div> <div>T12</div> <div>R13</div> <div>T13</div> <div>R10</div> <div>R11</div> <div>N9</div> <div>P9</div> <div>M6</div> <div>N6</div> <div>P8</div> <div>R8</div> <div>T7</div> <div>T8</div> <div>T9</div> <div>T10</div> <div>R5</div> <div>T5</div> <div>R6</div> <div>R7</div> <div>P6</div> </div> </div>		
B			
C			
D	<div> <div>XC7A35T-2FTG256C</div> </div>		
		<div> <div>Title</div> <div>Altium Limited</div> <div>L3, 12a Rodborough Rd</div> <div>Frenchs Forest</div> <div>NSW</div> <div>Australia 2086</div> </div> <div> <div>Size: A4</div> <div>Number:</div> <div>Revision:</div> </div> <div> <div>Date: 22.09.2016</div> <div>Time: 08:48:57</div> <div>Sheet of</div> </div> <div> <div>File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank14.Sch</div> </div>	
1	2	3	4



Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW		
Size: A4	Number:	Revision:	Australia 2086		
Date: 22.09.2016	Time: 08:48:57	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank15.Sch					



Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 22.09.2016	Time: 08:48:57	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank34.S				

1

2

3

4

A

A

B

B

C

C

D


D

UID


BANK 35	IO_0_35	E6
	IO_L1P_T0_AD4P_35	B7
	IO_L1N_T0_AD4N_35	A7
	IO_L2P_T0_AD12P_35	B6
	IO_L2N_T0_AD12N_35	B5
	IO_L3P_T0_DQS_AD5P_35	A5
	IO_L3N_T0_DQS_AD5N_35	A4
	IO_L4P_T0_35	B4
	IO_L4N_T0_35	A3
	IO_L5P_T0_AD13P_35	C7
	IO_L5N_T0_AD13N_35	C6
	IO_L6P_T0_35	D6
	IO_L6N_T0_VREF_35	D5
	IO_L7P_T1_AD6P_35	C3
	IO_L7N_T1_AD6N_35	C2
	IO_L8P_T1_AD14P_35	B2
	IO_L8N_T1_AD14N_35	A2
	IO_L9P_T1_DQS_AD7P_35	C1
	IO_L9N_T1_DQS_AD7N_35	B1
	IO_L10P_T1_AD15P_35	E2
	IO_L10N_T1_AD15N_35	D1
	IO_L11P_T1_SRCC_35	E3
	IO_L11N_T1_SRCC_35	D3
	IO_L12P_T1_MRCC_35	D4
	IO_L12N_T1_MRCC_35	C4
	IO_L13P_T2_MRCC_35	F5
	IO_L13N_T2_MRCC_35	E5
	IO_L14P_T2_SRCC_35	F4
	IO_L14N_T2_SRCC_35	F3
	IO_L15P_T2_DQS_35	F2
	IO_L15N_T2_DQS_35	E1
	IO_L16P_T2_35	G5
	IO_L16N_T2_35	G4
	IO_L17P_T2_35	G2
	IO_L17N_T2_35	G1
	IO_L18P_T2_35	H5
	IO_L18N_T2_35	H4
	IO_L19P_T3_35	F5
	IO_L19N_T3_VREF_35	F4
	IO_L20P_T3_35	H2
	IO_L20N_T3_35	H1
	IO_L21P_T3_DQS_35	I3
	IO_L21N_T3_DQS_35	H3
	IO_L22P_T3_35	K1
	IO_L22N_T3_35	J1
	IO_L23P_T3_35	L3
	IO_L23N_T3_35	L2
	IO_L24P_T3_35	K3
	IO_L24N_T3_35	K2
	IO_25_35	K5

XC7A35T-2FTG256C

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 22.09.2016	Time: 08:48:57	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Bank35.S					



Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 22.09.2016	Time: 08:48:58	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-FPGA-Config Sc					



1

2

3

4

A

A

B

B

C

C

D

D

1

2

3

4

1

2

3

4

A

A

B


B


C

C

D

D




Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 22.09.2016	Time: 08:48:58	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-MCU-GPIO.Sch				

1

2

3


4



Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086		
Size: A4	Number:	Revision:			
Date: 22.09.2016	Time: 08:48:58	Sheet of			
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-MCU-Power.Sch					


1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 22.09.2016	Time: 08:48:58	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-PowerSupply.Sch				



SDBus

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 22.09.2016	Time: 08:48:58	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-SDcard.SchDoc				



1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4

UserInputHarness

Title			Altium Limited L3, 12a Rodborough Rd Frenchs Forest NSW Australia 2086	
Size: A4	Number:	Revision:		
Date: 22.09.2016	Time: 08:48:58	Sheet of		
File: C:\Users\magnehh\Documents\GitHub\dmpro16\documents\deliveries\pcb\dmpro16-pcb-v1\dmpro16-pcb-v1-UserInput.SchDo				