## EE-316 Lab 3 Part 1 Cover Sheet

Name:	
Eid:	
Section:	
Design Problem:	

## Attachment checklist:

- Printout of your circuit diagram
- Printout of your VHDL code
- Demo of your FPGA circuit to TA

Signatures of the TA: