

# 8-BIT SERIAL TO PARALLEL CONVERTER

### **■ GENERAL DESCRIPTION**


The **NJU3711** is an 8-bit serial to parallel converter especially applying to MPU outport expander.

The effective outport assignment of MPU is available as the connection between NJU3711 and MPU using only 4 lines.

The serial data synchronizing with 5MHz or more clock can be input to the serial data input terminal and the data are output from parallel output buffer through serial in parallel out shift register and parallel data latches.

The hysteresis input circuit realizes wide noise margin and the high drive-ability output buffer (25mA) can drive LED directly.

### **■ PACKAGE OUTLINE**







### **■ FEATURES**

8-Bit Serial In Parallel Out

Hysteresis Input 0.5V typOperating Voltage 5V±10%


Maximum Operating Frequency 5MHz and more

Output Current 25mA


C-MOS Technology

Package Outline DIP14/DMP14/SSOP14

### **■ PIN CONFIGURATION**



**■ BLOCK DIAGRAM** 



# **NJU3711**

# ■ TERMINAL DESCRIPTION

No.	SYMBOL	I/O	FUNCTION			
1	P3	0				
2	P4	0	Parallel Conversion Data Output Terminals			
3	P5	0				
4	V <sub>SS</sub>	-	GND			
5	P6	0				
6	P7	0	Parallel Conversion Data Output Terminals			
7	P8	0				
8	DATA	I	Serial Data Input Terminal			
9	CLK	I	Clock Signal Input Terminal			
10	STB	Ι	Strobe Signal Input Terminal			
11	CLR	I	Clear Signal Input Terminal			
12	P1	0	Parallal Conversion Data Output Terminals			
13	P2	0	Parallel Conversion Data Output Terminals			
14	$V_{DD}$	-	Power Supply Terminal (4.5 to 5.5V)			

### **■ FUNCTIONAL DESCRIPTION**

### (1) Reset

When the "L" level is input to the  $\overline{\text{CLR}}$  terminal, all latches are reset and all of parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

# (2) Data Transmission

In the STB terminal is "H" level and the clock signals are inputted to the CLK terminal, the serial data into the DATA terminal are shifted in the shift register synchronizing at a rising edge of the clock signal.

When the STB terminal is changed to "L" level, the data in the shift register are transferred to the latches.

Even if the STB terminal is "L" level, the input clock signal shifts the data in the shift register, therefore, the clock signal should be controlled for data order.


Furthermore, the 4 input circuits provide a hysteresis characteristics using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	OPERATION
Х	Х	L	All of latches are reset (the data in the shift register is no change). All of parallel conversion outputs are "L".
	Н	Н	The serial data into the DATA terminal are inputted to the shift register. In this stage, the data in the latch is not changed.
L H			The data in the shift register is transferred to the latch. And the data in the latch is output from the parallel conversion output terminals.
<u>fl</u>	L	Н	When the clock signal is inputted into the CLK terminal in state of the STB="L" and CLR="H", the data is shifted in the shift register and latched data is also changed in accordance with the shift register.

Note 1) X: Don't care

# **NJU3711**

# **■ TIMING CHART**



# ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

DADAMETED	CVMDOL	RAT	LINIT		
PARAMETER	SYMBOL	KAI	UNIT		
Supply Voltage Range	$V_{DD}$	-0.5 ~ +7.0		V	
Input Voltage Range	VI	$V_{SS}$ -0.5 ~ $V_{DD}$ +0.5		V	
Output Voltage Range	Vo	V <sub>SS</sub> -0.5 ~ V <sub>DD</sub> +0.5		V	
Output Current	Io	±25		mA	
Output Short Current		V <sub>O</sub> =7V, V <sub>I</sub> =0V	20 (max)	mA	
(P1~P8 Terminals) (Note 5)	I <sub>OSD</sub>	V <sub>O</sub> =0V, V <sub>I</sub> =7V	-20 (max)	IIIA	
Power Dissipation	P <sub>D</sub>	700 (DIP) 300 (DMP) 300 (SSOP)		mW	
Operating Temperature Range Topr		-25	°C		
Storage Temperature Range	Tstg	-65	°C		

Note 2) All voltage are relative to V<sub>SS</sub>=0V reference.

### **■ DC ELECTRICAL CHARACTERISTICS**

(V<sub>DD</sub>=4.5~5.5V, V<sub>SS</sub>=0V, Ta=25°C, unless otherwise noted)

		( V I	DD=4.5~5.5 \	/, V <sub>SS</sub> =UV, 1	4-25 C, unit	55 Otherwise	<del>e noteu)</del>
PARAMETER	SYMBOL	CONDITION		MIN	TYP	MAX	UNIT
Operating Voltage	$V_{DD}$			4.5	-	5.5	V
Operating Current	I <sub>DDS</sub>	$V_{IH}=V_{DD}, V_{IL}=V_{SS}$		-	-	0.1	mA
High-level Input Voltage	V <sub>IH</sub>			$0.7V_{DD}$	ı	$V_{DD}$	V
Low-level Input Voltage	$V_{IL}$			$V_{SS}$	-	$0.3V_{DD}$	V
Input Leakage Current	I <sub>LI</sub>	V <sub>I</sub> =0~V <sub>DD</sub>		-10	-	10	μA
		I <sub>OH</sub> =-25mA	P1~P8 Terminals	V <sub>DD</sub> -1.5	-	$V_{DD}$	V
High-level Output Voltage (Note 6)		I <sub>OH</sub> =-15mA		V <sub>DD</sub> -1.0	-	$V_{DD}$	
		I <sub>OH</sub> =-10mA		V <sub>DD</sub> -0.5	-	$V_{DD}$	
	V <sub>OLD</sub>	I <sub>OL</sub> =+25mA	P1~P8 Terminals	V <sub>SS</sub>	-	1.5	V
Low-level Output Voltage (Note 6)		I <sub>OL</sub> =+15mA		V <sub>SS</sub>	-	0.8	
		I <sub>OL</sub> =+10mA		$V_{SS}$	-	0.4	

Note 6) Specified value represent output current per pin. When use, total current consideration and less than power dissipation in rating operation should be required.

Note 3) Do not exceed the absolute maximum ratings, otherwise the stress may cause a permanent damage to the IC. It is also recommended that the IC be used in the range specified in the DC electrical characteristics, or the electrical stress may cause malfunctions and impact on the reliability.

Note 4) To stabilize the IC operation, place decoupling capacitor between V<sub>DD</sub> and V<sub>SS</sub>.

Note 5) V<sub>DD</sub>=7V, V<sub>SS</sub>=0V, less than 1 second per pin.


# ■ SWITCHING CHARACTERISTICS

( $V_{DD}$ =4.5~5.5V,  $V_{SS}$ =0V, Ta=25°C, unless otherwise noted)


		(100 0.01,	133 01, 10			
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
Set-Up Time	t <sub>SD</sub>	DATA-CLK	20	-	-	ns
Hold Time	t <sub>HD</sub>	CLK-DATA	20	-	-	ns
Set-Up Time	t <sub>SSTB</sub>	STB-CLK	30	-	-	ns
Hold Time	t <sub>HSTB</sub>	CLK-STB	30	-	-	ns
	t <sub>pd PCK</sub>	CLK-P1~P8	-	-	100	ns
Output Delay Time	t <sub>pd PSTB</sub>	STB-P1~P8	-	-	80	ns
	t <sub>pd PCLR</sub>	CLR-P1~P8	-	-	80	ns
Maximum Operating Frequency	f <sub>MAX</sub>		5	-	-	MHz

Note 7) C<sub>OUT</sub>=50pF

# ■ SWITCHING CHARACTERISTICS TEST WAVEFORM



# ■ APPLICATION CIRCUIT



[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

 $\frac{ \mbox{Nisshinbo Micro Devices}:}{ \mbox{NJU3711D} \mbox{ NJU3711M} }$