组会报告

徐益

2018年9月20日

1 工作内容

- 1. 数据采集测试;
- 2. 低时延 AVX2-LDPC 译码实现;

2 数据采集测试

2.1 ramdisk

2.1.1 传统 ramdisk

```
1 # mkdir /mnt/test
2 # mke2fs /dev/ram0
```

- a minozib / dov/ ramo
- 3 # mount /dev/ram /mnt/test

写入速率: 700MB/s 800MB/s

2.1.2 ramfs

```
1 # mkdir /testRam
2 # mount -t ramfs none /testRAM
3 # mount -t ramfs none /testRAM -o maxsize=2000
```

写入速率: 900MB/s 1100MB/s

2.1.3 tmpfs

```
1 # mkdir -p /mnt/tmpfs
2 # mount tmpfs /mnt/tmpfs -t tmpfs
3 # mount tmpfs /mnt/tmpfs -t tmpfs -o size=32g
```

写入速率: 1.2GB/s 1.3GB/s

2.2 测试结果

图 1: 向 ssd 写入

图 2: 向 tempfs 写入




图 3: 转码结果

3 低时延 AVX2-LDPC 译码实现

3.1 设计系统时遇到的问题




图 4: 论文提到的 VN 接入方式

(1)	0	1	2			29	30	31	
(0)		4	2		45				
(2)	0	1	2		15	Χ	•••	Х	
(3)	0	1	2		15	Х		Х	
(3)	Х		Х	16	17	18		31	
(4)	0	1	2	•••	15	Х		Х	
(1)	Х	Χ	16		23	Χ		Х	

图 5: 实际所有的 VN 接入方式

3.2 设计的数据结构

```
1
  typedef struct nr15_ldpc_simd_t
2
3
            ... ... ... ...
4
5
           /* Low-Latency Decoder Parameters */
           int32_t units;
                                   // floor(Z_c/REG_SIZE)
6
           int32_t whole_degree;
                                    // sum of degree of every hbg row d
7
8
           int8_t* degree;
                                    // number of connective check nodes
9
                                    // (length:hbg_row_d)
10
                                    // avx2 message from cn to vn
           __m256i* cn_msg_avx2;
                                    // (length:whole degree*units)
11
                                    // temp avx2 message from vn to cn(length:19)
12
           __m256i* vn_msg_avx2;
                                    // fixed llr info(length:2*REG_SIZE+Nd)
           int8_t* llr_fixed;
13
14
           int8_t* llr_addr_flag; // flag for access type
15
                                    // (0:no mask;1:1 mask;2:2 mask)
                                    // (length:whole_degree*units)
16
                                    // llr address(length:whole_degree*units)
17
           int8_t** llr_addr;
           int8 t** llr addr pre; // extra llr address for flag=2
18
19
                                    //(length:whole_degree)
20
           __m256i* mask;
                                    // mask1 for flag=2(length:whole degree)
21
                                   // mask2 for flag=2(length:whole_degree)
           __m256i* mask_pre;
22
           __m256i endmask;
                                    // mask for flag=1
23
24 } nr15_ldpc_simd_t;
```

3.3 使用掩码时遇到的问题

```
_m256i _mm256_maskload_epi32 (int const* mem_addr, __m256i mask)
Synopsis
   _m256i _mm256_maskload_epi32 (int const* mem_addr, __m256i mask)
 #include <immintrin.h>
Instruction: vpmaskmovd ymm, ymm, m256
CPUID Flags: AVX2
Load packed 32-bit integers from memory into dst using mask (elements are zeroed out when the highest bit is not set in the corresponding element).
Operation
 FOR j := 0 to 7
        IF mask[i+31]
                dst[i+31:i] := MEM[mem_addr+i+31:mem_addr+i]
        ELSE
                dst[i+31:i] := 0
        FI
 ENDFOR
 dst[MAX:256] := 0
Performance
 Architecture | Latency | Throughput (CPI)
 Skylake
_m256i _mm256_maskload_epi64 (__int64 const* mem_addr, __m256i mask)
m256d _mm256_maskload_pd (double const * mem_addr, __m256i mask)
_m256    _mm256_maskload_ps (float const * mem_addr, __m256i mask)
```

图 6: AVX2 mask load 相关函数

```
_m128i _mm_mask_loadu_epi8 (__m128i src, __mmask16 k, void const* mem_addr)
_m128i _mm_maskz_loadu_epi8 (__mmask16 k, void const* mem_addr)
         _mm256_mask_loadu_epi8 (__m256i src, __mmask32 k, void const* mem_addr
_m256i _mm256_maskz_loadu_epi8 (__mmask32 k, void const* mem_addr)
Synopsis
 __m256i _mm256_maskz_loadu_epi8 (__mmask32 k, void const* mem_addr)
#include <immintrin.h>
 Instruction: vmovdqu8
CPUID Flags: AVX512VL + AVX512BW
Description
 Load\ packed\ 8-bit\ integers\ from\ memory\ into\ ds\ t\ using\ zero mask\ k\ (elements\ are\ zeroed\ out\ when\ the\ corresponding\ mask\ bit\ is\ not\ set).\ mem\_addr
 does not need to be aligned on any particular boundary.
Operation
 FOR j := 0 to 31
         IF k[j]
                 dst[i+7:i] := MEM[mem_addr+i+7:mem_addr+i]
                 dst[i+7:i] := 0
         FΙ
 ENDEOR
 dst[MAX:256] := 0
 m512i _mm512_mask_loadu_epi8 (__m512i src, __mmask64 k, void const* mem_addr)
_m512i _mm512_maskz_loadu_epi8 (__mmask64 k, void const* mem_addr)
```

图 7: AVX-512 mask load 相关函数

3.4 当前掩码处理方式

3.4.1 取数据加掩码方式

```
1
  if (*pflag1 == 2)
2
   {
3
           vllr1 = VECTOR_LOAD(*p_indice_nod1);
4
           vllr2 = VECTOR_LOAD(*p_indice_nod_pre1);
5
           mask1 = VECTOR_LOAD(p_mask1);
6
           mask2 = VECTOR_LOAD(p_maskpre1);
7
           vllrm1 = VECTOR_AND(vllr1, mask1);
8
           vllrm2 = VECTOR_AND(vllr2, mask2);
9
           vllr = VECTOR_OR(vllrm1, vllrm2);
10
11
           p_mask1++;
12
           p_maskpre1++;
13
           p_indice_nod_pre1++;
14
   }
15
   else
16
           vllr = VECTOR_LOAD(*p_indice_nod1);
```

3.4.2 存数据加掩码方式

```
1 if (*pflag2 == 2)
2 {
3          vllr1 = VECTOR_LOAD(*p_indice_nod2);
4          vllr2 = VECTOR_LOAD(*p_indice_nod_pre2);
5          mask1 = VECTOR_LOAD(p_mask2);
6          mask2 = VECTOR_LOAD(p_maskpre2);
7          vllrm1 = VECTOR_AND(mask1, v2llr);
8          vllrm2 = VECTOR_AND(mask2, v2llr);
```

```
9
            vllro1 = VECTOR_ANDNOT(mask1, vllr1);
10
            vllro2 = VECTOR_ANDNOT(mask2, vllr2);
            vllr1 = VECTOR_OR(vllrm1, vllro1);
11
12
            vllr2 = VECTOR_OR(vllrm2, vllro2);
            VECTOR_STORE(*p_indice_nod2, vllr1);
13
14
            VECTOR_STORE(*p_indice_nod_pre2, vllr2);
15
16
            p_mask2++;
17
            p_maskpre2++;
18
            p_indice_nod_pre2++;
19
20
   else if (*pflag2 == 1)
21
22
            vllrm1 = VECTOR_AND(endmask, v2llr);
23
            vllr = VECTOR_LOAD(*p_indice_nod2);
24
            vllro1 = VECTOR_ANDNOT(endmask, vllr);
25
            vllr = VECTOR_OR(vllrm1, vllro1);
26
            VECTOR_STORE(*p_indice_nod2, vllr);
27
   }
28
   else
29
            VECTOR_STORE(*p_indice_nod2, v2llr);
```

3.5 系统测试

```
    root@ubuntu: /home/xuyi/test_5g_simd_ldpc

Throughput:42.86Mbps
                         1.05e-03(28318/26956800)
Eb/N0:1.30:
run_time:0.628461s
Throughput:42.89Mbps
                         9.34e-05(2517/26956800)
Eb/N0:1.40:
                BER:
run time:0.628452s
Throughput:42.89Mbps
Eb/N0:1.50:
                         2.86e-06(77/26956800)
                BER:
Throughput:42.88Mbps
Eb/N0:1.60:
                         0.00e+00(0/26956800)
run_time:0.628299s
Throughput:42.90Mbps
Eb/N0:1.70:
                         0.00e+00(0/26956800)
                BER:
run_time:0.628521s
Throughput:42.89Mbps
Eb/N0:1.80:
                         0.00e+00(0/26956800)
run_time:0.628590s
Throughput:42.88Mbps
                         0.00e+00(0/26956800)
Eb/N0:1.90:
                BER:
Throughput:42.88Mbps
Eb/N0:2.00:
                         0.00e+00(0/26956800)
root@ubuntu:/home/xuyi/test_5g_simd_ldpc#
```

图 8: 运行结果

表 1: High-Thoughput 和 Low-Latency 系统性能对比 (Intel® Xeon® CPU E7-8867 V4 @2.40GHz)

scheduling	High-Thoughput	Low-Latency
Throughput	59.19Mbps	43.02Mbps
Latency(K=8448)	4.5543ms	0.1958ms

4 改写仿真报告