



### Automotive fully integrated H-bridge motor driver

#### Datasheet - production data



#### **Features**

| Туре       | R <sub>DS(on)</sub>    | l <sub>out</sub> | V <sub>ccmax</sub> |
|------------|------------------------|------------------|--------------------|
| VNH5019A-E | 18 mΩ typ<br>(per leg) | 30 A             | 41 V               |



- · AEC-Q100 qualified
- ECOPACK<sup>®</sup>: lead free and RoHS compliant
- · Output current: 30 A
- 3 V CMOS compatible inputs
- Undervoltage and overvoltage shutdown
- High-side and low-side thermal shutdown
- Cross-conduction protection
- Current limitation
- Very low standby power consumption
- PWM operation up to 20 kHz
- Protection against:
- Loss of ground and loss of V<sub>CC</sub>
- Current sense output proportional to motor current
- Charge pump output for reverse polarity protection
- Output protected against short to ground and short to V<sub>CC</sub>

### **Description**

The VHN5019A-E is a full bridge motor driver intended for a wide range of automotive applications. The device incorporates a dual

monolithic high-side drivers and two low-side switches. The high-side driver switch is designed using STMicroelectronics' well known and proven proprietary VIPower<sup>®</sup> M0 technology that allows to efficiently integrate on the same die a true Power MOSFET with an intelligent signal/protection circuit.

The three dice are assembled in a MultiPowerSO-30 package on electrically isolated lead-frames. This package, specifically designed for harsh automotive environments offers improved thermal performance thanks to exposed die pads. The input signals IN<sub>A</sub> and IN<sub>B</sub> can directly interface the microcontroller to select the motor direction and the brake condition.

The DIAG $_{\rm A}/{\rm EN}_{\rm A}$  or DIAG $_{\rm B}/{\rm EN}_{\rm B}$ , when connected to an external pull-up resistor, enables one leg of the bridge. It also provides a feedback digital diagnostic signal. The CS pin allows to monitor the motor current by delivering a current proportional to its value when CS\_DIS pin is driven low or left open. The PWM, up to 20 KHz, lets us control the speed of the motor in all possible conditions. In all cases, a low-level state on the PWM pin turns off both the LS $_{\rm A}$  and LS $_{\rm B}$  switches. When PWM rises to a high-level, LS $_{\rm A}$  or LS $_{\rm B}$  turns on again depending on the input pin state. Output current limitation and thermal shutdown protect the concerned high-side in short to ground condition.

The short to battery condition is revealed by the overload detector or by thermal shutdown that latches off the relevant low-side.

Active  $V_{CC}$  pin voltage clamp protects the device against low energy spikes in all configurations for the motor. The CP pin provides the necessary gate drive for an external N-channel PowerMOS used for reverse polarity protection.

Contents VNH5019A-E

# **Contents**

| 1 | Bloc | k diagr   | am and pin description   | 5  |
|---|------|-----------|--|----|
| 2 | Elec | trical sp | pecifications  | 9  |
|   | 2.1  | Absolu    | ute maximum ratings  | 9  |
|   | 2.2  | Therm     | al data  | 10 |
|   | 2.3  | Electri   | cal characteristics  | 11 |
|   | 2.4  | Wavef     | orms and truth table   | 14 |
|   | 2.5  | Revers    | se battery protection  | 19 |
| 3 | Pack | kage an   | d PCB thermal data   | 26 |
|   | 3.1  | MultiP    | owerSO-30 thermal data   | 26 |
|   |      | 3.1.1     | Thermal calculation in clockwise and anti-clockwise operation in steady-state mode | 27 |
|   |      | 3.1.2     | Thermal calculation in transient mode  | 27 |
| 4 | Pack | kage inf  | formation  | 31 |
|   | 4.1  | MultiP    | owerSO-30 package information  | 31 |
|   | 4.2  | MultiP    | owerSO-30 suggested land pattern   | 33 |
|   | 4.3  | MultiP    | owerSO-30 packing information  | 34 |
| 5 | Orde | er codes  | S  | 35 |
| 6 | Revi | sion his  | story  | 36 |



VNH5019A-E List of tables

# List of tables

| Table 1.  | Suggested connections for unused and non connected pins                            | 6  |
|-----------|--|----|
| Table 2.  | Pin definitions and functions  |    |
| Table 3.  | Block descriptions   |    |
| Table 4.  | Absolute maximum rating  | 9  |
| Table 5.  | Thermal data   | 10 |
| Table 6.  | Power section  |    |
| Table 7.  | Logic inputs (INA, INB, ENA, ENB,PWM, CS_DIS)                                      | 11 |
| Table 8.  | Switching (V <sub>CC</sub> = 13 V, R <sub>LOAD</sub> = 0.87 W, Tj = 25 °C)         | 12 |
| Table 9.  | Protection and diagnostic  | 12 |
| Table 10. | Current sense (8 V < V <sub>CC</sub> < 21 V)                                       | 13 |
| Table 11. | Charge pump  | 14 |
| Table 12. | Truth table in normal operating conditions   | 14 |
| Table 13. | Truth table in fault conditions (detected on OUTA)                                 | 16 |
| Table 14. | Electrical transient requirements (part 1)   | 18 |
| Table 15. | Electrical transient requirements (part 2)   | 18 |
| Table 16. | Electrical transient requirements (part 3)   | 18 |
| Table 17. | Thermal calculation in clockwise and anti-clockwise operation in steady-state mode | 27 |
| Table 18. | Thermal parameters   |    |
| Table 19. | MultiPowerSO-30 mechanical data  | 32 |
| Table 20. | Device summary   | 35 |
| Table 21. | Document revision history  | 36 |



List of figures VNH5019A-E

# List of figures

| Figure 1.  | Block diagram   | 5  |
|------------|---|----|
| Figure 2.  | Configuration diagram (top view)  |    |
| Figure 3.  | Current and voltage conventions   | 9  |
| Figure 4.  | Typical application circuit for DC to 20 kHz PWM operation with reverse battery |    |
|            | protection (option A)   | 15 |
| Figure 5.  | Typical application circuit for DC to 20 kHz PWM operation with reverse battery |    |
|            | protection (option B)   |    |
| Figure 6.  | Behavior in fault condition (how a fault can be cleared)                        | 17 |
| Figure 7.  | Definition of the delay time measurement  | 19 |
| Figure 8.  | Definition of the low-side switching times                                      | 20 |
| Figure 9.  | Definition of the high-side switching times                                     | 20 |
| Figure 10. | Definition of dynamic cross conduction current during a PWM operation           | 21 |
| Figure 11. | Waveforms in full bridge operation (part 1)                                     | 22 |
| Figure 12. | Waveforms in full bridge operation (part 2)                                     | 23 |
| Figure 13. | Definition of delay response time of sense current                              | 24 |
| Figure 14. | Half-bridge configuration   | 24 |
| Figure 15. | Multi-motor configuration   | 25 |
| Figure 16. | MultiPowerSO-30™ PC board   | 26 |
| Figure 17. | Chipset configuration   | 26 |
| Figure 18. | Auto and mutual Rthj-amb vs PCB copper area in open box free air condition      | 26 |
| Figure 19. | Chipset configuration   | 27 |
| Figure 20. | MultiPowerSO-30 HSD thermal impedance junction ambient single pulse             | 28 |
| Figure 21. | MultiPowerSO-30 LSD thermal impedance junction ambient single pulse             | 28 |
| Figure 22. | Thermal fitting model of an H-bridge in MultiPowerSO-30                         | 29 |
| Figure 23. | MultiPowerSO-30 package outline   | 31 |
| Figure 24. | MultiPowerSO-30 suggested pad layout  | 33 |
| Figure 25  | MultiPowerSO-30 tape and reel shipment (suffix "TR")                            | 34 |



# 1 Block diagram and pin description

 $V_{\text{CC}}$ CHARGE PUMP FAULT DETECTION POWER LIMITATION LS<sub>A</sub>\_OVERTEMPERATURE LS<sub>B</sub>OVERTEMPERATURE  $\mathsf{HS}_\mathsf{A}$ OVERTEMPERATURE O<sub>V</sub> + U<sub>V</sub> HS<sub>B</sub>\_OVERTEMPERATURE CLAMP\_HS<sub>A</sub> CLAMP\_HS<sub>B</sub> DRIVER HS<sub>A</sub> DRIVER HS<sub>B</sub>  $\mathsf{HS}_\mathsf{A}$ LOGIC  $\mathsf{HS}_\mathsf{B}$ CURRENT LIMITAT ION\_A CURRENT LIMITAT ION\_B  $\mathsf{OUT}_\mathsf{A}$ CLAMP\_LS<sub>A</sub>  $\mathsf{CLAMP}_\mathsf{LS}_\mathsf{B}$ DRIVER LS<sub>A</sub>  $\mathsf{LS}_\mathsf{A}$  $LS_B$ DRIVER OVERLOAD DETECTOR\_A **OVERLOAD** DETECTOR\_B GND<sub>A</sub> DIAG<sub>A</sub>/EN<sub>A</sub> IN<sub>A</sub> CS CS\_DIS PWM IN<sub>B</sub> DIAG<sub>B</sub>/EN<sub>B</sub> GAPGCFT00495

Figure 1. Block diagram



OUT<sub>A</sub> [ OUTA N.C. N.C.  $\mathsf{OUT}_\mathsf{A}$ V<sub>CC</sub> [ Heat Slug2  $\mathsf{IN}_\mathsf{A}$ GND<sub>A</sub> ENA/DIAGA [ GNDA CS\_DIS [ PWM N.C.  $V_{\text{CC}}$ CS  $] V_{CC}$ Heat Slug1 EN<sub>B</sub>/DIAG<sub>B</sub> [ N.C. IN<sub>B</sub> [  $OUT_B$ CP [ ☐ GND<sub>B</sub> V<sub>BAT</sub> [  $\mathsf{OUT}_\mathsf{B}$ ] GND<sub>B</sub> Heat Slug3  $\mathsf{GND}_\mathsf{B}$ V<sub>CC</sub> N.C. □ N.C. OUT<sub>B</sub> OUTB

Figure 2. Configuration diagram (top view)

Table 1. Suggested connections for unused and non connected pins

| Connection / pin | Current sense         | N.C. | OUTx        | INPUTx, PWM<br>DIAGx/ENx<br>CS_DIS |
|------------------|-----------------------|------|-------------|------------------------------------|
| Floating         | Floating Not allowed  |      | X           | X                                  |
| To ground        | Through 1 kΩ resistor | х    | Not allowed | Through 10 kΩ resistor             |

Table 2. Pin definitions and functions

|                       |                                    | T   |
|-----------------------|------------------------------------|---|
| Pin                   | Symbol                             | Function  |
| 1, 25, 30             | OUT <sub>A,</sub><br>Heat Slug2    | Source of high-side switch A / drain of low-side switch A, power connection to the motor  |
| 2,14,17, 22,<br>24,29 | N.C.                               | Not connected   |
| 3, 13, 23             | V <sub>CC</sub> ,<br>Heat Slug1    | Drain of high-side switches and connection to the drain of the external PowerMOS used for the reverse battery protection  |
| 12                    | V <sub>BAT</sub>                   | Battery connection and connection to the source of the external PowerMOS used for the reverse battery protection  |
| 5                     | EN <sub>A</sub> /DIAG <sub>A</sub> | Status of high-side and low-side switches A; open drain output. This pin must be connected to an external pull-up resistor. When externally pulled low, it disables half-bridge A. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), this pin is pulled low by the device (see <i>Table 13: Truth table in fault conditions (detected on OUTA)</i> . |

6/38 DocID15701 Rev 11



Table 2. Pin definitions and functions (continued)

| Pin        | Symbol                             | Function  |  |
|------------|------------------------------------|---|--|
| 6          | CS_DIS                             | Active high CMOS compatible pin to disable the current sense pin  |  |
| 4          | IN <sub>A</sub>                    | Clockwise input. CMOS compatible  |  |
| 7          | PWM                                | PWM input. CMOS compatible.   |  |
| 8          | cs                                 | Output of current sense. This output delivers a current proportional to the motor current, if CS_DIS is low or left open. The information can be read back as an analog voltage across an external resistor.  |  |
| 9          | EN <sub>B</sub> /DIAG <sub>B</sub> | Status of high-side and low-side switches B; Open drain output. This pin must be connected to an external pull up resistor. When externally pulled low, it disables half-bridge B. In case of fault detection (thermal shutdown of a high-side FET or excessive ON-state voltage drop across a low-side FET), this pin is pulled low by the device (see <i>Table 13: Truth table in fault conditions (detected on OUTA)</i> . |  |
| 10         | IN <sub>B</sub>                    | Counter clockwise input. CMOS compatible  |  |
| 11         | СР                                 | Connection to the gate of the external MOS used for the reverse battery protection  |  |
| 15, 16, 21 | OUT <sub>B,</sub><br>Heat Slug3    | Source of high-side switch B / drain of low-side switch B, power connection to the motor  |  |
| 26, 27, 28 | GND <sub>A</sub>                   | Source of low-side switch A and power ground <sup>(1)</sup>   |  |
| 18, 19, 20 | GND <sub>B</sub>                   | Source of low-side switch B and power ground <sup>(1)</sup>   |  |

<sup>1.</sup> GNDA and GNDB must be externally connected together

Table 3. Block descriptions<sup>(1)</sup>

| Name  | Description   |
|---|---|
| Logic control                                     | Allows the turn-on and the turn-off of the high-side and the low-side switches according to the <i>Table 12</i> .   |
| Overvoltage + undervoltage                        | Shut down the device outside the range [4.5 V to 24 V] for the battery voltage.   |
| High-side, low-side and clamp voltage             | Protect the high-side and the low-side switches from the high-voltage on the battery line in all configuration for the motor.                                 |
| High-side and low-side driver                     | Drive the gate of the concerned switch to allow a proper $R_{DS(on)}$ for the leg of the bridge.  |
| Linear current limiter                            | Limits the motor current, by reducing the high-side switch gate-source voltage when short-circuit to ground occurs.   |
| High-side and low-side overtemperature protection | In case of short-circuit with the increase of the junction temperature, it shuts down the concerned driver to prevent its degradation and to protect the die. |
| Low-side overload detector                        | Detects when low-side current exceeds shutdown current and latches off the concerned low-side.  |



Table 3. Block descriptions<sup>(1)</sup> (continued)

| Name             | Description   |
|------------------|---|
| Charge pump      | Provides the voltage necessary to drive the gate of the external PowerMOS used for the reverse polarity protection                                  |
| Fault detection  | Signalizes an abnormal condition of the switch (output shorted to ground or output shorted to battery) by pulling down the concerned ENx/DIAGx pin. |
| Power limitation | Limits the power dissipation of the high-side driver inside safe range in case of short to ground condition.  |

1. See Figure 1



### 2 Electrical specifications




Figure 3. Current and voltage conventions

#### 2.1 Absolute maximum ratings

Stressing the device above the rating listed in the "absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality document.

**Symbol Parameter** Value Unit -16 ٧  $V_{BAT}$ Maximum battery voltage(1) +41 V + 41 ٧  $V_{CC}$ Maximum bridge supply voltage Maximum output current (continuous) 30 Α  $I_{max}$ -30 Α  $I_R$ Reverse output current (continuous) Input current (INA and INB pins) +/- 10 mΑ  $I_{IN}$ +/- 10 Enable input current (DIAG<sub>A</sub>/EN<sub>A</sub> and DIAG<sub>B</sub>/EN<sub>B</sub> pins)  $I_{EN}$ mΑ PWM input current +/- 10 mΑ  $I_{pw}$ CP output current +/- 10 mΑ  $I_{CP}$ CS DIS input current +/- 10 mΑ I<sub>CS DIS</sub>

Table 4. Absolute maximum rating

Table 4. Absolute maximum rating (continued)


| Symbol           | Parameter   | Value                                    | Unit   |
|------------------|---|--|--------|
| V <sub>CS</sub>  | Current sense maximum voltage   | V <sub>CC</sub> - 41<br>+V <sub>CC</sub> | V<br>V |
| V <sub>ESD</sub> | Electrostatic discharge (human body model: R = 1.5 k $\Omega$ , C = 100 pF) | 2  | kV     |
| T <sub>c</sub>   | Case operating temperature  | -40 to 150                               | °C     |
| T <sub>STG</sub> | Storage temperature   | -55 to 150                               | °C     |

This applies with the n-channel MOSFET used for the reverse battery protection. Otherwise V<sub>BAT</sub> has to be shorted to V<sub>CC</sub>.

#### 2.2 Thermal data

Table 5. Thermal data

| Symbol                | Parameter                            | Max. value    | Unit |
|-----------------------|--------------------------------------|---------------|------|
| В                     | Thermal resistance junction-case HSD | 1.7           | °C/W |
| R <sub>thj-case</sub> | Thermal resistance junction-case LSD | 3.2           | °C/W |
| R <sub>thj-amb</sub>  | Thermal resistance junction-ambient  | See Figure 18 | °C/W |



#### 2.3 Electrical characteristics

Values specified in this section are for 8 V < V<sub>CC</sub> < 21 V, -40 °C < T $_j$  < 150 °C, unless otherwise specified.

Table 6. Power section

| Symbol              | Parameter   | Test conditions   | Min. | Тур. | Max.          | Unit           |
|---------------------|---|---|------|------|---------------|----------------|
| V <sub>CC</sub>     | Operating bridge supply voltage                     |   | 5.5  |      | 24            | V              |
| I <sub>S</sub>      | Supply current                                      | OFF-state with all fault cleared and ENx = 0 V (standby): $IN_A = IN_B = PWM = 0; T_j = 25 \text{ °C}; V_{CC} = 13 \text{ V}$ $IN_A = IN_B = PWM = 0$ $OFF\text{-state (no standby):}$ $IN_A = IN_B = PWM = 0; ENx = 5 \text{ V}$ |      | 10   | 15<br>60<br>6 | μΑ<br>μΑ<br>mA |
|                     |   | ON-state:<br>$IN_A$ or $IN_B = 5$ V, no PWM<br>$IN_A$ or $IN_B = 5$ V, PWM = 20 kHz   |      | 4    | 8<br>8        | mA<br>mA       |
| R <sub>ONHS</sub>   | Static high-side resistance                         | I <sub>OUT</sub> = 15 A; T <sub>j</sub> = 25 °C<br>I <sub>OUT</sub> = 15 A; T <sub>j</sub> = -40 °C to 150 °C   |      | 12.0 | 26.5          | mΩ             |
| R <sub>ONLS</sub>   | Static low-side resistance                          | I <sub>OUT</sub> = 15 A; T <sub>j</sub> = 25 °C<br>I <sub>OUT</sub> = 15 A; T <sub>j</sub> = -40 °C to 150 °C   |      | 6.0  | 11.5          | mΩ             |
| V <sub>f</sub>      | High-side<br>free-wheeling diode<br>forward voltage | I <sub>f</sub> = 15 A,<br>T <sub>j</sub> = 150 °C   |      | 0.6  | 0.8           | ٧              |
| I <sub>L(off)</sub> | High-side OFF-state output current (per channel)    | $T_j = 25 \text{ °C}; V_{OUTX} = EN_X = 0 \text{ V}; V_{CC} = 13 \text{ V}$ $T_j = 125 \text{ °C}; V_{OUTX} = EN_X = 0 \text{ V}; V_{CC} = 13 \text{ V}$  |      |      | 3<br>5        | μΑ             |

Table 7. Logic inputs (IN<sub>A</sub>, IN<sub>B</sub>, EN<sub>A</sub>, EN<sub>B</sub>,PWM, CS\_DIS)

| Symbol             | Parameter                | Test conditions  | Min. | Тур. | Max. | Unit |
|--------------------|--------------------------|--|------|------|------|------|
| V <sub>IL</sub>    | Low-level input voltage  | Normal operation (DIAG $_{\rm X}$ /EN $_{\rm X}$ pin acts as an input pin) |      |      | 0.9  | V    |
| V <sub>IH</sub>    | High-level input voltage | Normal operation (DIAG $_{\rm X}$ /EN $_{\rm X}$ pin acts as an input pin) | 2.1  |      |      | ٧    |
| I <sub>INL</sub>   | Low-level input current  | V <sub>IN</sub> = 0.9 V  | 1    |      |      | μΑ   |
| I <sub>INH</sub>   | High-level input current | V <sub>IN</sub> = 2.1 V  |      |      | 10   | μΑ   |
| V <sub>IHYST</sub> | Input hysteresis voltage | Normal operation (DIAG $_X$ /EN $_X$ pin acts as an input pin)             | 0.15 |      |      | ٧    |

Table 7. Logic inputs ( $IN_A$ ,  $IN_B$ ,  $EN_A$ ,  $EN_B$ , PWM,  $CS_DIS$ ) (continued)

| Symbol                               | Parameter                       | Test conditions  | Min. | Тур. | Max. | Unit  |
|--------------------------------------|---------------------------------|--|------|------|------|-------|
| V                                    | Innut clamp voltage             | I <sub>IN</sub> = 1 mA   | 5.5  | 6.3  | 7.5  | V     |
| V <sub>ICL</sub> Input clamp voltage |                                 | I <sub>IN</sub> = -1 mA  | -1.0 | -0.7 | -0.3 | \ \ \ |
| V <sub>DIAG</sub>                    | Enable low-level output voltage | Fault operation (DIAG <sub>X</sub> /EN <sub>X</sub> pin acts as an output pin); I <sub>EN</sub> = 1 mA |      |      | 0.4  | V     |

Table 8. Switching (V<sub>CC</sub> = 13 V, R<sub>LOAD</sub> = 0.87  $\Omega$ , Tj = 25 °C)

| Symbol              | Parameter   | Test conditions                                    | Min | Тур | Max  | Unit |
|---------------------|---|--|-----|-----|------|------|
| f                   | PWM frequency                                       |  | 0   |     | 20   | kHz  |
| t <sub>d(on)</sub>  | HSD rise time                                       | Input rise time < 1µs<br>(see <i>Figure 9</i> )    |     |     | 250  | μs   |
| t <sub>d(off)</sub> | HSD fall time                                       | Input rise time < 1µs<br>(see <i>Figure 9</i> )    |     |     | 250  | μs   |
| t <sub>r</sub>      | LSD rise time                                       | (see Figure 8)                                     |     | 1   | 2    | μs   |
| t <sub>f</sub>      | LSD fall time                                       | (see Figure 8)                                     |     | 1   | 2    | μs   |
| t <sub>DEL</sub>    | Delay time during change of operating mode          | (see Figure 7)                                     | 200 | 400 | 1600 | μs   |
| t <sub>rr</sub>     | High-side free wheeling diode reverse recovery time | (see Figure 10)                                    |     | 110 |      | ns   |
| I <sub>RM</sub>     | Dynamic cross-conduction current                    | I <sub>OUT</sub> = 15 A<br>(see <i>Figure 10</i> ) |     | 2   |      | Α    |

Table 9. Protection and diagnostic

| Symbol                            | Parameter   | Test conditions         | Min | Тур | Max | Unit |
|-----------------------------------|---|-------------------------|-----|-----|-----|------|
| V <sub>USD</sub>                  | V <sub>CC</sub> undervoltage<br>shutdown  |                         |     | 4.5 | 5.5 | V    |
| V <sub>USDhyst</sub>              | V <sub>CC</sub> undervoltage shutdown hysteresis                                    |                         |     | 0.5 |     | V    |
| V <sub>OV</sub>                   | V <sub>CC</sub> overvoltage shutdown  |                         | 24  | 27  | 30  | V    |
| I <sub>LIM_H</sub>                | High-side current limitation  |                         | 30  | 50  | 70  | Α    |
| I <sub>SD_LS</sub>                | Low-side shutdown current   |                         | 70  | 115 | 160 | Α    |
| V <sub>CLPHS</sub> <sup>(1)</sup> | High-side clamp voltage $(V_{CC}$ to $OUT_A = 0$ or $OUT_B = 0)$                    | I <sub>OUT</sub> = 15 A | 43  | 48  | 54  | V    |
| V <sub>CLPLS</sub> <sup>(1)</sup> | Low-side clamp voltage $(OUT_A = V_{CC} \text{ or } OUT_B = V_{CC} \text{ to GND})$ | I <sub>OUT</sub> = 15 A | 27  | 30  | 33  | V    |
| T <sub>TSD</sub> <sup>(2)</sup>   | Thermal shutdown temperature  | V <sub>IN</sub> = 2.1 V | 150 | 175 | 200 | °C   |

12/38 DocID15701 Rev 11



| Symbol                           | Parameter                             | Test conditions       | Min | Тур | Max | Unit |
|----------------------------------|---------------------------------------|-----------------------|-----|-----|-----|------|
| T <sub>TSD_LS</sub>              | Low-side thermal shutdown temperature | V <sub>IN</sub> = 0 V | 150 | 175 | 200 | °C   |
| T <sub>TR</sub> <sup>(3)</sup>   | Thermal reset temperature             |                       | 135 |     |     | °C   |
| T <sub>HYST</sub> <sup>(3)</sup> | Thermal hysteresis                    |                       | 7   | 15  |     | °C   |

- 1. The device is able to pass the ESD and ISO pulse requirements as specified in the *Table 15*.
- 2.  $\,\,$   $T_{TSD}$  is the minimum threshold temperature between HS and LS  $\,$
- 3. Valid for both HSD and LSD

Table 10. Current sense (8 V <  $V_{CC}$  < 21 V)

| Symbol                          | Parameter   | Test conditions  | Min  | Тур  | Max   | Unit |
|---------------------------------|---|--|------|------|-------|------|
| Κ <sub>0</sub>                  | lout/Isense   | I <sub>OUT</sub> = 3 A, V <sub>SENSE</sub> = 0.5 V,<br>T <sub>j</sub> = -40 °C to 150°C  | 4670 | 7110 | 10110 |      |
| dK <sub>0</sub> /K <sub>0</sub> | Analog current sense ratio drift                    | I <sub>OUT</sub> = 3 A; V <sub>SENSE</sub> = 0.5 V,<br>T <sub>j</sub> = -40 °C to 150 °C   | -19  |      | 19    | %    |
| К <sub>1</sub>                  | lout/Isense   | I <sub>OUT</sub> = 8 A, V <sub>SENSE</sub> = 1.3V,<br>T <sub>j</sub> = -40 °C to 150°C   | 6060 | 7030 | 8330  |      |
| dK <sub>1</sub> /K <sub>1</sub> | Analog current sense ratio drift                    | I <sub>OUT</sub> = 8 A; V <sub>SENSE</sub> = 1.3V,<br>T <sub>j</sub> = -40 °C to 150 °C  | -14  |      | 14    | %    |
| K <sub>2</sub>                  | lout/Isense   | I <sub>OUT</sub> = 15 A, V <sub>SENSE</sub> = 2.4 V,<br>T <sub>j</sub> = -40 °C to 150°C   | 6070 | 6990 | 7810  |      |
| dK <sub>2</sub> /K <sub>2</sub> | Analog current sense ratio drift                    | I <sub>OUT</sub> = 15 A; V <sub>SENSE</sub> = 2.4 V,<br>T <sub>j</sub> = -40 °C to 150 °C  | -12  |      | 12    | %    |
| К <sub>3</sub>                  | I <sub>OUT</sub> /I <sub>SENSE</sub>                | I <sub>OUT</sub> = 25 A, V <sub>SENSE</sub> = 4 V,<br>T <sub>j</sub> = -40 °C to 150°C   | 6000 | 6940 | 7650  |      |
| dK <sub>3</sub> /K <sub>3</sub> | Analog current sense ratio drift                    | I <sub>OUT</sub> =25 A; V <sub>SENSE</sub> = 4 V,<br>T <sub>j</sub> = -40 °C to 150 °C   | -12  |      | 12    | %    |
| V <sub>SENSE</sub>              | Max analog sense output voltage                     | I <sub>OUT</sub> = 15 A, R <sub>SENSE</sub> = 1.1 kΩ   | 5    |      |       | V    |
|                                 | Analog sense leakage current                        | $I_{OUT} = 0 \text{ A, } V_{SENSE} = 0 \text{ V, } V_{CSD} = 5 \text{ V,}$<br>$V_{IN} = 0 \text{ V,}$<br>$T_{J} = -40 \text{ to } 150^{\circ}\text{C}$       | 0    |      | 5     | μA   |
| ISENSEO                         | Arialog sense leakage current                       | $I_{OUT} = 0 \text{ A, } V_{SENSE} = 0 \text{ V, } V_{CSD} = 0 \text{ V,}$<br>$V_{IN} = 5 \text{ V,}$<br>$T_{J} = -40 \text{ to } 150^{\circ}\text{C}$       | 0    |      | 100   | μΛ   |
| t <sub>DSENSEH</sub>            | Delay response time from falling edge of CS_DIS pin | V <sub>IN</sub> = 5 V, V <sub>SENSE</sub> < 4 V, I <sub>OUT</sub> = 8 A,<br>I <sub>SENSE</sub> = 90% of I <sub>SENSEmax</sub><br>(see fig <i>Figure 13</i> ) |      |      | 50    | μs   |
| t <sub>DSENSEL</sub>            | Delay response time from rising edge of CS_DIS pin  | V <sub>IN</sub> = 5 V, V <sub>SENSE</sub> < 4 V, I <sub>OUT</sub> = 8 A,<br>I <sub>SENSE</sub> = 10% of I <sub>SENSEmax</sub><br>(see fig <i>Figure 13</i> ) |      |      | 20    | μs   |



Table 11. Charge pump

| Symbol           | Parameter                   | Test conditions                                | Min                 | Тур  | Max                  | Unit |
|------------------|-----------------------------|--|---------------------|------|----------------------|------|
| V <sub>CP</sub>  | Charge pump output          | EN <sub>X</sub> = 5 V                          | V <sub>CC</sub> + 5 |      | V <sub>CC</sub> + 10 | V    |
| V CP             | voltage                     | EN <sub>X</sub> = 5 V, V <sub>CC</sub> = 4.5 V |                     | 10.5 |                      | V    |
| I <sub>BAT</sub> | Charge pump standby current | EN <sub>A</sub> = EN <sub>B</sub> = 0 V        |                     | 200  |                      | nA   |

#### 2.4 Waveforms and truth table

In normal operating conditions the  $\mathsf{DIAG}_X/\mathsf{EN}_X$  pin is considered as an input pin by the device. This pin must be externally pulled-high.

PWM pin usage: in all cases, a "0" on the PWM pin turns off both  $LS_A$  and  $LS_B$  switches. When PWM rises back to "1",  $LS_A$  or  $LS_B$  turns on again depending on the input pin state.

Table 12. Truth table in normal operating conditions

| INA | IN <sub>B</sub> | DIAG <sub>A</sub> /EN <sub>A</sub> | DIAG <sub>B</sub> /EN <sub>B</sub> | OUTA | OUTB | CS (V <sub>CSD</sub> = 0 V)              | Operating mode           |
|-----|-----------------|------------------------------------|------------------------------------|------|------|--|--------------------------|
| 1   | 1               | 1                                  | 1                                  | Н    | Н    | High imp.                                | Brake to V <sub>CC</sub> |
| 1   | 0               | 1                                  | 1                                  | I    | Ш    | I <sub>SENSE</sub> = I <sub>OUT</sub> /K | Clockwise (CW)           |
| 0   | 1               | 1                                  | 1                                  | L    | Н    | I <sub>SENSE</sub> = I <sub>OUT</sub> /K | Counterclockwise (CCW)   |
| 0   | 0               | 1                                  | 1                                  | L    | L    | High imp.                                | Brake to GND             |

**V**BAT Reg 5V w T T C O 3.3K 3.3K DIAG<sub>B</sub>/EN<sub>B</sub> VBAT Vcc 1K СP 1K DIAGA/ENA HSA PWM μС OUTA ОИТВ IN<sub>B</sub> INA 1K LSA LSB CS 10K С 33nF 1.5K GND<sub>A</sub> GNDB Note: The external N-channel Power MOSFET used for the reverse battery protection should have the following characteristics: - BVdss > 20 V (for a reverse battery of -16 V); - R<sub>DS(on)</sub> < 1/3 of H-bridge total R<sub>DS(on)</sub> - Standard Logic Gate Driving

Figure 4. Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection (option A)

Vcc Reg 5V +5V CP Vcc **V**BAT 3.3K 3.3K DIAG<sub>B</sub>/EN<sub>B</sub> 1K DIAGA/ENA 1K **HS**<sub>B</sub> PWM μС OUTB INA 1K  $\mathsf{IN}_\mathsf{B}$ LSA 1K LSB CS 10K С 33nF 1.5K GNDA GND<sub>B</sub> Note: The value of the blocking capacitor (C) depends on the application conditions and defines voltage and current ripple onto supply line at PWM

Figure 5. Typical application circuit for DC to 20 kHz PWM operation with reverse battery protection (option B)

The value of the blocking capacitor (C) depends on the application conditions and defines voltage and current ripple onto supply line at PWM operation. Stored energy of the motor inductance may flyback into the blocking capacitor, if the bridge driver goes into 3-state. This causes a hazardous overvoltage if the capacitor is not big enough. As basic orientation, 500 µF per 10 A load current is recommended.

 $IN_A$  $IN_B$ DIAGA/ENA DIAGB/ENB  $OUT_A$ **OUTB**  $\text{CS } (\text{V}_{\text{CSD}}\text{=}0\text{V})$ 1 Н High 1 impedance 0 L 1 1 0 **OPEN** Н I<sub>OUTB</sub>/K 0 0 L High impedance Χ Χ 0 **OPEN** Fault Information Protection Action

Table 13. Truth table in fault conditions (detected on OUTA)

Note: In no

In normal operating conditions the  $DIAG_X/EN_X$  pin is considered an input pin by the device. This pin must be externally pulled high.

In case of a fault condition the  $DIAG_X/EN_X$  pin is considered an output pin by the device.

16/38 DocID15701 Rev 11

The fault conditions are:

- overtemperature on one or both high-sides (for example, if a short to ground occurs as it could be the case described in line 1 and 2 in the *Table 14*);
- Short to battery condition on the output (saturation detection on the low-side Power MOSFET).

Possible origins of fault conditions may be:

- OUT<sub>A</sub> is shorted to ground. It follows that, high-side A is in overtemperature state.
- OUT<sub>A</sub> is shorted to V<sub>CC</sub>. It means that, low-side Power MOSFET is in saturation state.

When a fault condition is detected, the user knows which power element is in fault by monitoring the  $IN_A$ ,  $IN_B$ ,  $DIAG_A/EN_A$  and  $DIAG_B/EN_B$  pins.

In any case, when a fault is detected, the faulty leg of the bridge is latched off. To turn on the respective output (OUT<sub>X</sub>) again, the input signal must rise from low-level to high-level.




Figure 6. Behavior in fault condition (how a fault can be cleared)

Note:

In case the fault condition is not removed, the procedure for unlatching and sending the device in Stby mode is:

- Clear the fault in the device (toggle: INA if ENA=0 or INB if ENB=0)
- Pull low all inputs, PWM and Diag/EN pins within tDEL.

If the Diag/En pins are already low, PWM=0, the fault can be cleared by simply toggling the input. The device enters in stby mode as soon as the fault is cleared.



Table 14. Electrical transient requirements (part 1)

| ISO T/R              | Test level |         |         |         |                     |  |  |  |
|----------------------|------------|---------|---------|---------|---------------------|--|--|--|
| 7637/1<br>Test pulse | ı          | II      | III     | IV      | Delay and impedance |  |  |  |
| 1                    | -25 V      | -50 V   | -75 V   | -100 V  | 2 ms, 10 Ω          |  |  |  |
| 2                    | +25 V      | +50 V   | +75 V   | +100 V  | 0.2 ms, 10 $\Omega$ |  |  |  |
| 3a                   | -25 V      | -50 V   | -100 V  | -150 V  | 0.1 μs, 50 Ω        |  |  |  |
| 3b                   | +25 V      | +50 V   | +75 V   | +100 V  | 0.1 μs, 50 Ω        |  |  |  |
| 4                    | -4 V       | -5 V    | -6 V    | -7 V    | 100 ms, 0.01 Ω      |  |  |  |
| 5                    | +26.5 V    | +46.5 V | +66.5 V | +86.5 V | 400 ms, 2 Ω         |  |  |  |

Table 15. Electrical transient requirements (part 2)

| ISO T/R              | Test levels |    |     |    |  |  |  |
|----------------------|-------------|----|-----|----|--|--|--|
| 7637/1<br>Test pulse | ı           | II | III | IV |  |  |  |
| 1                    | С           | С  | С   | С  |  |  |  |
| 2                    | С           | С  | С   | С  |  |  |  |
| 3a                   | С           | С  | С   | С  |  |  |  |
| 3b                   | С           | С  | С   | С  |  |  |  |
| 4                    | С           | С  | С   | С  |  |  |  |
| 5                    | С           | E  | E   | E  |  |  |  |

Table 16. Electrical transient requirements (part 3)

| Class | Contents   |
|-------|--|
| С     | All functions of the device are performed as designed after exposure to disturbance.   |
| E     | One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device. |

18/38 DocID15701 Rev 11

#### 2.5 Reverse battery protection

Against reverse battery condition the charge pump feature allows to use an external N-channel MOSFET connected as shown in the typical application circuit (see *Figure 4*).

As alternative option, a N-channel MOSFET connected to GND pin can be used (see typical application circuit in figure *Figure 5*).

With this configuration we recommend to short  $V_{BAT}$  pin to  $V_{CC}$ .

The device sustains no more than -30 A in reverse battery conditions because of the two body diodes of the power MOSFETs. Additionally, in reverse battery condition the I/Os of VNH5019A-E is pulled down to the  $V_{CC}$  line (approximately -1.5 V). Series resistor must be inserted to limit the current sunk from the microcontroller I/Os. If  $I_{Rmax}$  is the maximum target reverse current through microcontroller I/Os, series resistor is:

$$R = \frac{V_{IOs} - V_{CC}}{I_{Rmax}}$$




Figure 7. Definition of the delay time measurement






Figure 8. Definition of the low-side switching times








Figure 10. Definition of dynamic cross conduction current during a PWM operation



NORMAL OPERATION (DIAG $_A$ /EN $_A$ =1, DIAG $_B$ /EN $_B$ =1) LOAD CONNECTED BETWEEN OUTA, OUTB DIAG<sub>A</sub>/EN<sub>A</sub> DIAG<sub>B</sub>/EN<sub>B</sub>  $\mathsf{IN}_\mathsf{A}$  $\mathsf{IN}_\mathsf{B}$ PWM  $OUT_A$ OUTB I<sub>OUTA</sub>->OUTB CS (\*) چې t<sub>DEL</sub> CS\_DIS (\*) CS BEHAVIOUR DURING PWM MODE DEPENDS ON PWM FREQUENCY AND DUTY CYCLE NORMAL OPERATION (DIAG\_A/EN\_a=1, DIAG\_B/EN\_B=0 and DIAG\_A/EN\_A=0, DIAG\_B/EN\_B=1) LOAD CONNECTED BETWEEN OUT\_A, OUT\_B DIAG<sub>A</sub>/EN<sub>A</sub> DIAG<sub>B</sub>/EN<sub>B</sub>  $\mathsf{IN}_\mathsf{A}$  $\mathsf{IN}_\mathsf{B}$ **PWM**  $OUT_A$  $\mathsf{OUT}_\mathsf{B}$ I<sub>OUTA</sub>-><sub>OUTB</sub> CS CS\_DIS CURRENT LIMITATION/THERMAL SHUTDOWN or OUTA SHORTED TO GROUND  $IN_A$  $IN_B$ I<sub>OUTA</sub>-><sub>OUTB</sub>  $\mathsf{T}_{\mathsf{TSD\_HSA}}$  $T_{\underline{i}} \neq T_{\underline{TSD}}$ T<sub>TR\_H</sub>SA < T<sub>TSD</sub>  $T_j > T_{TR}$ TiHSA  $\mathsf{DIAG}_\mathsf{A}/\mathsf{EN}_\mathsf{A}$  $\mathsf{DIAG}_\mathsf{B}/\mathsf{EN}_\mathsf{B}$ CS CS\_DIS normal operation OUT<sub>A</sub> shorted to ground normal operation

Figure 11. Waveforms in full bridge operation (part 1)






Figure 12. Waveforms in full bridge operation (part 2)






Figure 13. Definition of delay response time of sense current

The VNH5019A-E can be used as a high power half-bridge driver achieving an on-resistance per leg of 9.5 m $\Omega$ . The figure below shows the suggested configuration:




Figure 14. Half-bridge configuration

The VNH5019A-E can easily be designed in multi-motor driving applications such as seat positioning systems where only one motor must be driven at a time. The  $DIAG_X/EN_X$  pins allow the unused half-bridges to be put into high-impedance. The diagram that follows shows the suggested configuration:

577





Figure 15. Multi-motor configuration



# 3 Package and PCB thermal data

#### 3.1 MultiPowerSO-30 thermal data

Figure 16. MultiPowerSO-30™ PC board



Note: Layout condition of  $R_{th}$  and  $Z_{th}$  measurements (PCB FR4 area = 58 mm x 58 mm, PCB thickness = 2 mm, Cu thickness = 35 mm, Copper areas: from minimum pad lay-out to 16 cm<sup>2</sup>).

Figure 17. Chipset configuration





Figure 18. Auto and mutual R<sub>thi-amb</sub> vs PCB copper area in open box free air condition



26/38 DocID15701 Rev 11

# 3.1.1 Thermal calculation in clockwise and anti-clockwise operation in steady-state mode


Table 17. Thermal calculation in clockwise and anti-clockwise operation in steady-state mode

| Chip 1 | Chip 2 | Chip 3 | Tjchip1 Tjchip2  |   | Tjchip3   |  |
|--------|--------|--------|--|---|---|--|
| ON     | OFF    | ON     | P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip3</sub> • R <sub>thAC</sub> + T <sub>amb</sub>                          | P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip3</sub> • R <sub>thBC</sub> + T <sub>amb</sub>                              | P <sub>dchip1</sub> • R <sub>thAC</sub> + P <sub>dchip3</sub> • R <sub>thC</sub> + T <sub>amb</sub>   |  |
| ON     | ON     | OFF    | P <sub>dchip1</sub> • R <sub>thA</sub> + P <sub>dchip2</sub> • R <sub>thAB</sub> + T <sub>amb</sub>                          | P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip2</sub> • R <sub>thB</sub> + T <sub>amb</sub>                               | P <sub>dchip1</sub> • R <sub>thAC</sub> + P <sub>dchip2</sub> • R <sub>thBC</sub> + T <sub>amb</sub>  |  |
| ON     | OFF    | OFF    | P <sub>dchip1</sub> • R <sub>thA</sub> + T <sub>amb</sub>  | P <sub>dchip1</sub> • R <sub>thAB</sub> + T <sub>amb</sub>  | P <sub>dchip1</sub> • R <sub>thAC</sub> + T <sub>amb</sub>  |  |
| ON     | ON     | ON     | P <sub>dchip1</sub> • R <sub>thA</sub> + (P <sub>dchip2</sub> + P <sub>dchip3</sub> ) • R <sub>thAB</sub> + T <sub>amb</sub> | Pdchip2 • R <sub>thB</sub> + P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip3</sub> • R <sub>thBC</sub> + T <sub>amb</sub> | P <sub>dchip1</sub> • R <sub>thAB</sub> + P <sub>dchip2</sub> • R <sub>thBC</sub> + P <sub>dchip3</sub> • R <sub>thC</sub> + T <sub>amb</sub> |  |

#### 3.1.2 Thermal calculation in transient mode

$$\begin{split} T_{hs} &= P_{dhs} \bullet Z_{hs} + Z_{hsls} \bullet (Pd_{lsA} + Pd_{lsB}) + T_{amb} \\ T_{lsA} &= Pd_{lsA} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{lsB} \bullet Z_{hsls} + T_{amb} \\ T_{lsB} &= Pd_{lsB} \bullet Z_{ls} + Pd_{hs} \bullet Z_{hsls} + Pd_{ls}A \bullet Z_{hsls} + T_{amb} \end{split}$$

Figure 19. Chipset configuration



#### **Equation 1: pulse calculation formula**

$$\begin{aligned} \textbf{Z}_{\textbf{TH}\delta} &= \textbf{R}_{TH} \cdot \delta + \textbf{Z}_{THtp} (1 - \delta) \\ & \text{where } \delta &= \textbf{t}_p / \textbf{T} \end{aligned}$$






Figure 20. MultiPowerSO-30 HSD thermal impedance junction ambient single pulse





**\_\_\_\_\_** 




Figure 22. Thermal fitting model of an H-bridge in MultiPowerSO-30

Table 18. Thermal parameters<sup>(1)</sup>

| Area/island (cm <sup>2</sup> ) | Footprint | 4   | 8   | 16  |
|--------------------------------|-----------|-----|-----|-----|
| R1 = R7 (°C/W)                 | 0.1       |     |     |     |
| R2 = R8 (°C/W)                 | 0.3       |     |     |     |
| R3 = R10 = R16 (°C/W)          | 0.5       |     |     |     |
| R4 (°C/W)                      | 6         |     |     |     |
| R5 (°C/W)                      | 30        | 24  | 24  | 24  |
| R6 (°C/W)                      | 56        | 52  | 42  | 32  |
| R9 = R15 (°C/W)                | 0.05      |     |     |     |
| R11 = R17 (°C/W)               | 0.7       |     |     |     |
| R12 = R18 (°C/W)               | 10        |     |     |     |
| R13 = R19 (°C/W)               | 36        | 26  | 26  | 26  |
| R14 = R20 (°C/W)               | 56        | 42  | 36  | 28  |
| R21 = R22 (°C/W)               | 35        | 25  | 25  | 25  |
| R23 (°C/W)                     | 160       | 150 | 150 | 150 |
| C1 = C7 = C9 = C15 (W.s/°C)    | 0.005     |     |     |     |
| C2 = C8 (W.s/°C)               | 0.01      |     |     |     |
| C3 (W.s/°C)                    | 0.03      |     |     |     |
| C4 (W.s/°C)                    | 0.4       |     |     |     |
| C5 (W.s/°C)                    | 1.5       | 2   | 2   | 2   |
| C6 (W.s/°C)                    | 3         | 4   | 5   | 6   |
| C10 = C16 (W.s/°C)             | 0.015     |     |     |     |
| C11 = C17 (W.s/°C)             | 0.05      |     |     |     |



Table 18. Thermal parameters<sup>(1)</sup> (continued)

| Area/island (cm <sup>2</sup> ) | Footprint | 4     | 8     | 16    |
|--------------------------------|-----------|-------|-------|-------|
| C12 = C18 (W.s/°C)             | 0.3       |       |       |       |
| C13 = C19 (W.s/°C)             | 1.2       | 2     | 2     | 2     |
| C14 = C20 (W.s/°C)             | 2.5       | 3     | 4     | 5     |
| C21 = C22 = C23 (W.s/°C)       | 0.01      | 0.008 | 0.008 | 0.008 |

<sup>1.</sup> A blank space means that the value is the same as the previous one.



VNH5019A-E Package information

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

#### 4.1 MultiPowerSO-30 package information




Figure 23. MultiPowerSO-30 package outline

Package information VNH5019A-E

Table 19. MultiPowerSO-30 mechanical data

| Symbol | Data book mm |      |       |  |
|--------|--------------|------|-------|--|
| Symbol | Min.         | Тур. | Max.  |  |
| Α      |              |      | 2.35  |  |
| A2     | 1.85         |      | 2.25  |  |
| A3     | 0            |      | 0.1   |  |
| В      | 0.42         |      | 0.58  |  |
| С      | 0.23         |      | 0.32  |  |
| D      | 17.1         | 17.2 | 17.3  |  |
| E      | 18.85        |      | 19.15 |  |
| E1     | 15.9         | 16   | 16.1  |  |
| е      |              | 1    |       |  |
| F1     | 5.55         |      | 6.05  |  |
| F2     | 4.6          |      | 5.1   |  |
| F3     | 9.6          |      | 10.1  |  |
| L      | 0.8          |      | 1.15  |  |
| N      |              |      | 10°   |  |
| S      | 0°           |      | 7°    |  |

# 4.2 MultiPowerSO-30 suggested land pattern

0.65-0.68 0.29-0.35
50 29 28 77 26 25 24 23 22 21 20 19 18 17 16
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23
21
6.23

Figure 24. MultiPowerSO-30 suggested pad layout

Package information VNH5019A-E

#### 4.3 MultiPowerSO-30 packing information

The devices are packed in tape and reel shipments (see *Figure 20: Device summary on page 35*).




Figure 25. MultiPowerSO-30 tape and reel shipment (suffix "TR")



VNH5019A-E Order codes

# 5 Order codes

Table 20. Device summary

| Package         | Order codes   |  |
|-----------------|---------------|--|
| Fackage         | Tape and reel |  |
| MultiPowerSO-30 | VNH5019ATR-E  |  |

Revision history VNH5019A-E

# 6 Revision history

Table 21. Document revision history

| Date        | Revision | Changes   |
|-------------|----------|---|
| 22-Jan-2008 | 1        | Initial release.  |
| 04-Nov-2009 | 2        | Uploaded corporate template by using V3 version Added <i>Table 5: Thermal data</i> Section 2.1: Absolute maximum ratings — Added text Table 6: Power section — $I_S$ : added max value for $IN_A = IN_B = PWM = 0$ ; $T_j = 25$ °C; $V_{CC} = 13V$ in Test conditions, deleted $IN_A = IN_B = PWM = 0$ — $V_f$ : changed Test conditions, changed typ/max value — $I_{RM}$ : deleted and copied in <i>Table 8: Switching (V_{CC} = 13 V, R_{LOAD} = 0.87 W, Tj = 25</i> °C) whole row Table 8: Switching ( $V_{CC} = 13 V, R_{LOAD} = 0.87 W, Tj = 25$ °C) — $V_{CC} = 13 V, R_{COAD} = 0.87 V, Tj = 25$ °C) — $V_{CC} = 13 V, Tj $ |
| 16-Dec-2009 | 3        | Updated following tables:  - Table 6: Power section  - Table 9: Protection and diagnostic  - Table 10: Current sense (8 V < V <sub>CC</sub> < 21 V)  Added Figure 6: Behavior in fault condition (how a fault can be cleared)  Added Chapter 3: Package and PCB thermal data  |
| 06-Apr-2010 | 4        | Updated <i>Table 5: Thermal data</i> . <i>Table 6: Power section:</i> — I <sub>S</sub> : updated test condition and max value  Updated table notes on <i>Table 9: Protection and diagnostic</i> . <i>Table 10: Current sense (8 V &lt; V<sub>CC</sub> &lt; 21 V):</i> — dK <sub>0</sub> /k <sub>0</sub> , dK <sub>1</sub> /k <sub>1</sub> , dK <sub>3</sub> /k <sub>3</sub> : updated minimum end maximum values.   |
| 19-Apr-2010 | 5        | Updated Table 10: Current sense (8 V < V <sub>CC</sub> < 21 V).   |
| 25-May-2010 | 6        | Updated Features list. Updated Table 6: Power section.  |
| 02-Sep-2010 | 7        | Updated Table 5: Thermal data.  |

VNH5019A-E Revision history

Table 21. Document revision history (continued)

| Date        | Revision | Changes   |
|-------------|----------|---|
| 22-Dec-2011 | 8        | Updated Figure 1: Block diagram  Added Table 1: Suggested connections for unused and not connected pins  Updated Table 3: Block descriptions  Table 8: Switching (V <sub>CC</sub> = 13 V, R <sub>LOAD</sub> = 0.87 W, Tj = 25 °C):  - T <sub>TSD</sub> , T <sub>TR</sub> , T <sub>HYST</sub> : added note  - T <sub>TSD_LS</sub> : added row  Updated Table 13: Truth table in fault conditions (detected on OUTA)  Updated Figure 11: Waveforms in full bridge operation (part 1) and Figure 12: Waveforms in full bridge operation (part 2) |
| 19-Sep-2013 | 9        | Updated Disclaimer.   |
| 11-Jan-2017 | 10       | <ul> <li>Removed all information relative to tube packing of the product</li> <li>Modified Section 4: Package information.</li> <li>Added AEC-Q100 qualified in the Features section</li> <li>Minor text edits throughout the document</li> </ul>   |
| 26-Jun-2017 | 11       | Updated Table 20: Device summary on page 35.  |

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved