```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 10/10/2017 01:59:29 PM
// Design Name:
// Module Name: SegConvert
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module SegConvert(
                            input NO,
                            input N1,
                           input N2,
                           input N3,
                           output A,
                           output B,
                           output C,
                           output D,
                           output E,
                           output F,
                           output G
                           );
                           assign A = (\sim N0 \& \sim N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& N1 \& \sim N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& \sim N3 \&
~N0&N1&N2&N3 |
                                                                                                                  N0&~N1&~N2&~N3 | N0&~N1&~N2&N3 | N0&~N1&N2&~N3 | N0&N1&~N2&~N3 |
N0&N1&N2&~N3 |
                                                                                                                   NO&N1&N2&N3 | ~NO&N1&N2&~N3);
                            assign B = \sim (\sim N0 \& \sim N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \> \sim N3 \mid \sim 
~N0&N1&~N2&~N3 |
                                                                                                                   ~N0&N1&N2&N3 | N0&~N1&~N2&~N3 | N0&~N1&~N2&N3 | N0&~N1&N2&~N3 |
N0&N1&\sim N2&N3);
                           assign C = (\sim N0 \& \sim N1 \& \sim N2 \& \sim N3 | \sim N0 \& \sim N1 \& \sim N2 \& N3 | \sim N0 \& \sim N1 \& N2 \& N3 | \sim N0 \& \sim N1 \& \sim N2 \& \sim N3 |
```

```
~N0&N1&~N2&N3 |
                                                                                                                                  ~N0&N1&N2&~N3 | ~N0&N1&N2&N3 | N0&~N1&~N2&~N3 | N0&~N1&~N2&N3 |
N0&~N1&N2&~N3 |
                                                                                                                                          NO&~N1&N2&N3 | NO&N1&~N2&N3);
                               assign D = \sim (\sim N0 \& \sim N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& N1 \& \sim N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& N2 \& \sim N3 \mid \sim N0 \& \sim N1 \& \sim N3 \& \sim N3
~N0&N1&N2&~N3 |
                                                                                                                                     N0&~N1&~N2&~N3 | N0&~N1&N2&N3 | N0&N1&~N2&~N3 | N0&N1&~N2&N3 |
N0&N1&N2&\sim N3);
                               N0&~N1&N2&~N3 |
                                                                                                                                         N0&~N1&N2&N3 | N0&N1&~N2&~N3 | N0&N1&~N2&N3 | N0&N1&N2&~N3 |
N0&N1&N2&N3);
                               assign F = (\sim N0 \& \sim N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& N1 \& \sim N2 \& \sim N3 \mid \sim N0 \& \sim N3 \&
N0&~N1&~N2&~N3 |
                                                                                                                                          N0&~N1&~N2&N3 | N0&~N1&N2&~N3 | N0&~N1&N2&N3 | N0&N1&~N2&~N3 |
N0&N1&N2&~N3 |
                                                                                                                                         NO&N1&N2&N3);
                               assign G = (\sim N0 \& \sim N1 \& N2 \& \sim N3 | \sim N0 \& \sim N1 \& N2 \& N3 | \sim N0 \& N1 \& \sim N2 \& \sim N3 | \sim N0 \& N1 \& \sim N2 \& N3 |
~N0&N1&N2&~N3 |
                                                                                                                                          N0&~N1&~N2&~N3 | N0&~N1&~N2&N3 | N0&~N1&N2&~N3 | N0&~N1&N2&N3 |
N0&N1&~N2&N3 |
                                                                                                                                       N0&N1&N2&\sim N3 \mid N0&N1&N2&N3);
```

endmodule