(1).

```
module cla_gl(
    output C3,
                   // carry output
    output[2:0] S, // sum
    input[2:0] A, B, // operands
    input C0
                   // carry input
    );
    // TODO:: Implement gate-level CLA
    wire [2:0] p, g;
    //0: first bit
    AND g_0(g[0], A[0], B[0]);
    OR p_0(p[0], A[0], B[0]);
    AND pc_0(pc0, p[0], C0);
    OR c_1(C1, g[0], pc0);
    FA fa_0(temp0, S[0], A[0], B[0], C0);
    AND g_1(g[1], A[1], B[1]);
    OR p_1(p[1], A[1], B[1]);
    AND4 c_{0p_{1}}(c_{0p_{1}}, c_{0}, p_{0}, p_{1}, 1'b_{1});
    AND g_0p_1(g0p1, g[0], p[1]);
    OR4 c_2(C2, g[1], g0p1, c0p0p1, 1'b0);
    FA fa_1(temp1, S[1], A[1], B[1], C1);
    AND g_2(g[2], A[2], B[2]);
    OR p_2(p[2], A[2], B[2]);
    AND4 c_0p_0p_1p_2(c0p0p1p2, C0, p[0], p[1], p[2]);
    AND4 g_0p_1p_2(g0p1p2, g[0], p[1], p[2], 1'b1);
    AND g_1p_2(g1p2, g[1], p[2]);
    OR4 c_3(C3, g[2], g1p2, g0p1p2, c0p0p1p2);
    FA fa_2(temp2, S[2], A[2], B[2], C2);
endmodule
```

(2).

6. (a)Maximum propogation delay for rca_gl (ripple carry adder)

```
justin@DESKTOP-DSHM2G6:/mnt/c/Users/justi/OneDrive/Desktop/LAB-01$ iverilog -o lab1_compiled.vvp lab1.v
justin@DESKTOP-DSHM2G6:/mnt/c/Users/justi/OneDrive/Desktop/LAB-01$ vvp lab1_compiled.vvp
VCD info: dumpfile lab1.vcd opened for output.
The maximum delay is 23 ticks on transition 000+000+0 --> 000+111+1
justin@DESKTOP-DSHM2G6:/mnt/c/Users/justi/OneDrive/Desktop/LAB-01$
```

(b) Maximum propogation delay for cla_gl (carry lookahead adder)

```
justin@DESKTOP-DSHM2G6:/mnt/c/Users/justi/OneDrive/Desktop/LAB-01$ iverilog -o lab1_compiled.vvp lab1.v
justin@DESKTOP-DSHM2G6:/mnt/c/Users/justi/OneDrive/Desktop/LAB-01$ vvp lab1_compiled.vvp
VCD info: dumpfile lab1.vcd opened for output.
The maximum delay is 20 ticks on transition 000+000+0 --> 000+011+1
justin@DESKTOP-DSHM2G6:/mnt/c/Users/justi/OneDrive/Desktop/LAB-01$ _
```