

李驊祐 資工三 B10902078

## Modules Explanation

**Adder.v:** Read two 32-bits input data, and output the sum of them

**ALU\_Control.v:** It has funct7\_in, funct3\_in, ALUOp\_in as input and ALUControl\_out as output. I assign ALUControl\_out from 000 to 111 based on the three input signals. (Just like lab1).

**ALU\_v:** It has two 32-bits input data (read\_data\_1\_in and read\_data\_2\_in), an ALUControl\_in input signal, and zero\_out and 32-bits ALU\_result\_out as output. I assign ALU\_result\_out based on the value of ALUControl\_in and perform its respective operations. Zero\_out is disregarded in this part. (Just like lab 1).

**Branch\_Unit.v:** It has two 32-bits input data (read\_data\_1\_in and read\_data\_2\_in), and 32-bits imme32\_in, ID\_pc\_in, and a 1-bit Branch\_in as input. It has a 32-bits output next\_pc\_out (indicating the next address pc should jump to), and a 1-bit output Flush\_out.

I assign next\_pc\_out as  $ID\_pc\_in + (imme32\_in \ll 1)$ . In the normal case, Flush\_out is 0, however, when read\_data\_1\_in is equal to read\_data\_2\_in and Branch\_in is also true, then Flush\_out should be 1.

**Control.v:** It has an input signal NoOp\_in and a 7-bits input opcode\_in. It has RegWrite\_out, MemtoReg\_out, MemRead\_out, MemWrite\_out, a 2-bits ALUOP\_out, ALUSrc\_out, and Branch\_out has output.

For RegWrite\_out, if NoOp\_in is set to 1, then RegWrite\_out should be 0. Otherwise, R-type, I-type, and lw should set RegWrite\_out to 1, and sw and beq should set RegWrite\_out to 0.

For MemtoReg\_out, if NoOp\_in is set to 1, then MemtoReg\_out should be 0. Otherwise, only lw should set MemtoReg\_out to 1.

For MemRead\_out, if NoOp\_in is set to 1, then MemRead\_out should be 0. Otherwise, only sw should set MemWrite\_out to 1.

For ALUOp\_out, if it is a I-type, lw, or sw instruction, then ALUOp\_out should be 00. If it is an R-type instruction, then ALUOp\_out should be 10. If it is a branch instruction, then ALUOp\_out should be 01.

For ALUSrc\_out, if it is a I-type, lw, or sw instruction, then ALUSrc\_out should be 1, because it should choose the output from Sign\_Extend. If it is a R-type or branch instruction, then ALUSrc\_out should be 0, because it should choose from the output of Forward\_B\_MUX.

Finally, For Branch\_out, if NoOp\_in is set to 1, then Branch\_out should be 0. Otherwise, only the branch instruction should set Branch\_out to 1.

**Two\_Mux32.v:** It has 2 32-bits input and a 1-bit select input, and assigns the output based on the select input.

**Four\_Mux32.v:** Same with Two\_Mux32 but with 4 32-bits input and a 2-bit select input.

**Sign\_Extend.v:** Extend the 12-bits input to a signed 32-bits output.

**IF\_ID\_Register.v:** It has reset, clock, Flush\_in, Stall\_in, and a 32-bits instruction\_in and a 32-bits pc\_in as input. It has a 32-bits instruction\_out and 32-bits pc\_out as output. First, I will check the reset signal. If it is on, then I will set instruction and pc to 0. Otherwise, if Flush\_in is also true, then I will set instruction and pc to 0. If stall is 0, then I load the proper values for instruction\_out and pc\_out.

**ID\_EX\_Register.v:** There are a lot of inputs for this module, including reset, clock, RegWrite, MemtoReg, MemRead, MemWrite, ALUOp, ALUSrc, read\_data\_1\_in, read\_data\_2\_in, imme\_in, inst31\_25\_in, inst14\_12\_in, inst19\_15\_in, inst24\_20\_in, inst11\_7\_in. There are the corresponding output wires with the same name, except for reset and clock. The logic is when reset is on, I set those output wires to 0, otherwise, I set those output wires to the values of the input wires.

**EX\_MEM\_Register.v:** There are also a lot of inputs for this module, including reset, clock, RegWrite, MemtoReg, MemRead, MemWrite, ALU\_result, MUX, inst11\_7. There are the corresponding output wires with the same name, except for reset and clock. The logic is the same with the above. When reset is on, I set those output wires to 0, otherwise, I set those output wires to the values of the input wires.

**MEM\_WB\_Register.v:** The logic is the same with the above pipeline register. There are lots of inputs, including reset, clock RegWrite, MemtoReg, ALU\_result, Read\_data, inst11\_7. There are the corresponding output wires with the same name, except for reset and clock. When reset is on, I set those output wires to 0, otherwise, I set those output wires to the values of the input wires.

**Forwarding\_Unit.v:** It has MEM\_RegWrite\_in, Mem\_Rd\_in, WB\_RegWrite\_in, WB\_Rd\_in, EX\_Rs1\_in, EX\_Rs2\_in as input, and has Forward\_A\_out and Forward\_B\_out as output. For this part, I just implement the If condition provided in the slides. In the normal case, Forward\_A\_out and Forward\_B\_out is 00. However, when the If conditions are true, it will be set to 10 or 01.

**Hazard\_Detection\_Unit.v:** It has reset, inst19\_15\_in, inst24\_20\_in, EX\_MemRead\_in, EX\_inst11\_7\_in as input, and has NoOp\_out, PCWrite\_out, and Stall\_out as output. Since the output signals are needed at first, they need to be initialized to 0 at the beginning. Hence, if reset is on, I will first initialize the NoOp and Stall output to be 0, and PCWrite output to be 1. In the normal case, these 3 output signals should maintain their value. However, when it is a load stall, the CPU needs to be stalled. Hence, when EX\_MemRead\_in is on (indicating a load instruction) and EX\_inst11\_7\_in is equal to inst19\_15\_in or EX\_inst11\_7\_in is equal to inst24\_20\_in, NoOp, PCWrite, Stall will be set to 1, 0, 1.

**CPU.v:** In this module, I just connect all the wires together following the diagram provided in the spec. The only thing to be cautious about is the input of Sign\_Extend, because the Immediate value will vary according to different types of instructions.

### Difficulties:

The hardest part of this lab for me was debugging. There are literally thousands of wires, all with similar names, so it is extremely difficult to trace the bug. I spent 4 hours trying to debug my code, and I eventually found out that the mistake was because I misused lowercase and uppercase in the naming of one wire, and I put 1 bracket in the wrong place.

### Environment:

Ubuntu, Ubuntu 22.04.1 LTS (GNU/Linux 5.10.16.3-microsoft-standard-WSL2 x86\_64).