# Verilog lab

### **HDLBits**

https://hdlbits.01xz.net/wiki/Problem\_sets

#### Wire & vector

- 1. Four wires
- 2. <u>Vectors</u>
- 3. <u>Vectors in more detail</u>
- 4. <u>Vector part select</u>

## **Logic gate**

- 1. <u>Inverter</u>
- 2. AND gate
- 3. <u>Declaring wires</u>

## **Combinational logic**

- 1. Simple circuit A
- 2. <u>Thermostat</u>

## Module

- 1. <u>Adder 1</u>
- 2. Adder-subtractor

## **Sequential logic**

- 1. Always blocks (clocked)
- 2. <u>Four-bit binary counter</u>


### **Testbench**

- 1. Clock
- 2. <u>Testbench1</u>

#### **Accumulator**

input: reset, clock

output: value of the accumulator





## **Baby ALU**

- A simple 8 bit ALU
- Instruction
  - AND (ALUop 2'b00)
  - ADD (ALUop 2'b00)
  - SUB (ALUop 2'b00)
  - o SRAI (ALUop 2'b00)



## **Baby ALU**

- A simple 8 bit ALU
- Instruction
  - AND (ALUop 2'b00)
  - ADD (ALUop 2'b00)
  - SUB (ALUop 2'b00)
  - o SRAI (ALUop 2'b00)

