# 李驊祐 資工三 B10902078 WB Mem TF TD EX branch hranch of predict NT no need to flush, just continue next instr. branch of real=T next instr. nneel Hush real instr. branch. real instr. 0 0 branch. branch H predict= 7 next predict branch. 0 if real = M instr real flush branch. 0 real 0 ınstr. flush Predictor Instrunction [19-15] Instrunction [24-20] real mst. Instrunction (11-7) Forward B Forwarding LEV Rd WB Rd VsE Reg/vine

Figure 5 Final Datapath after Adding Hazard Detection Unit (colored in orange)

# Modules Explanation:

From the image above, it can be seen that when the prediction from the ID stage and the real calculation in the EX stage is opposite, that means we need to flush both the IF\_ID\_register and ID\_EX\_register, and roll back. Hence, I add a rollback, a branch predictor, and an extra MUX module.

# Branch\_predictor.v:

This module accepts zero\_in, branch\_in as input and has predict\_o as output. The branch\_in is the branch signal coming out from the ID\_EX\_pipeline, and zero is the signal from ALU. It also has a branch state reg. If the branch\_state is either ST or T, then predict\_o is T. If it is either NT or SNT, then predict\_o is NT. At every positive clock edge, it will update the branch state according to branch in and zero in.

#### Rollback.v:

This module has branch\_in, zero\_in, branch\_prediction\_in, pc\_in, and imme32\_in as input, and has IF\_ID\_flush, ID\_EX\_flush, mux\_select, next\_pc as output. The branch\_prediction is the signal coming out from ID\_EX\_pipeline (which is the previous branch prediction in the ID stage). If branch\_prediction\_in is not equal to zero\_in, that means the prediction in ID stage and real calculation in EX stage is opposite, so IF\_ID\_flush, ID\_EX\_flush, and mux\_select is set to 1, otherwise 0.

If branch\_in is 1 and zero\_in is 1 and branch\_prediction is 0, that means the previous prediction is NT but real prediction is T, so next\_pc is set to pc + (imm32 << 1). If branch\_in is 1 an dzero\_in is 0 and branch\_prediction is 1, that means the previous prediction is T but real prediction is NT, so next\_pc is set to pc + 4.

### ID EX:

In this module, I add an extra branch\_prediction\_in and branch\_prediction\_out wire. This is because I need to send the previous prediction in ID stage to Rollback so that Rollback can check whether the real calculation is EX stage is different from the previous prediction in ID stage or no.

#### Extra mux:

I add an extra mux before PC so that when mux\_select of rollback is 1, it will select the rollback address. Otherwise, it will just select the address from the leftmost MUX.

#### Branch unit:

In this module, it checks the branch\_prediction of branch\_predictor as input. When branch\_prediction is 1 and it is an branch instruction in ID stage, it will set flush to 1.

# IF ID flush:

In this module, I adjust the flush signal to become the output of flush from branch\_unit OR flush from rollback.

## Difficulties:

This is the hardest lab for me, because there are no diagrams provided and I have to draw it myself. I spend a lot of time debugging because the timing to update branch\_state and branch\_prediction is very complicated. Also, I made a very stupid mistake because I randomly named the wires at first. When I made modifications, I forgot the delete the wires at the bottom of the code because it was too long, and I spent two whole days debugging just to find out this stupid mistake.

# **Environment:**

Ubuntu, Ubuntu 22.04.1 LTS (GNU/Linux 5.10.16.3-microsoft-standard-WSL2 x86 64).