
LOAD=0: IDLE
LOAD=1: INIT1
IDLE
LOAD=1
M
DR
Radr->MEM(ADR)
Radr->MUX10->INT_ALU
CInt1->INT_ALU
INT_ALU:ADD
INIT2
INIT1
M
DR
Radr->MEM(ADR)
Radr->MUX10->INT_ALU
CInt1->INT_ALU
INT_ALU:ADD
INIT2
INIT1
LOAD=0: IDLE
LOAD=1: INIT1
IDLE
LOAD=1
M
DR
Radr->MEM(ADR)
Radr->MUX10->INT_ALU
CInt1->INT_ALU
INT_ALU:ADD
INIT2
INIT1
M
DR
Radr->MEM(ADR)
Radr->MUX10->INT_ALU
CInt1->INT_ALU
INT_ALU:ADD
INIT2
INIT1