**Microprocessor Systems Lab 5**

Analog Conversion and Mac

Shane Conaboy

Justin Yost

ECSE-4790 Microprocessor Systems

November 16, 2015

**Introduction**

Lab 5 explored the interfacing of external memory with the 8051 microcontroller. Two different types of external RAM chips, the AM9128 and MCM6147, were wired to the 8051, and data was written to and read from each chip to verify the wiring and that the chip was functioning properly. Since the 8051 supports 16 bits of addressing of external memory and the RAM chips had less than 16 address bits, the extra address lines were used to implement glue logic to control which memory chips were active in specific address ranges. By the end of the lab, four external RAM chips were used and the glue logic allowed them to be used with the external addressing scheme of the 8051.

**Procedure**

The first part of the lab was to add a single AM9128 RAM chip as external memory and verify that it could be written to and read from. The AM9128, shown in Figure1 below, is a 2k long, 8 bit wide (2k addressed, 8 bits per address) memory chip, having 11 address lines and 8 data lines. The address range desired for this chip was 0x2000 – 0x27FF. Since the 8051 has 16 address lines, 5 address lines were used to create glue logic that was connected to the chip enable pin of the external RAM so it could only be accessed in the desired memory range. The remaining address lines, data lines, and the write and read enables were wired directly to the EVB, with P6 being the Lo-Address Bus, P5 the Hi-Address Bus, and P7 the data bus. P4.6 and P4.7 were the read and write enable pins respectively. After the chip was fully wired, data was written to and then read from each address to verify that both the wiring worked and that the chip was functioning properly.



Figure : AM9128 RAM Chip

The second part of the lab was to add a second AM9128 RAM chip in conjunction with the first one and have it be addressable in the 0x2800 – 0x2FFF range. The glue logic had to be modified for this chip, however the rest of the wires from the first AM9128 were simply jumped over to the second chip. The final glue logic for both these chips is shown in Figure 2 below. Once the two chips were connected, more testing was done by reading and writing to and from each RAM chip and verifying that the data was correct. If any errors occurred, the address was recorded and output to the screen to aid in debugging.

**Final glue logic**

Part 3 of the lab was to implement 2 MCM6147 RAM chips. The MCM6147, as seen in Figure 3 below, is a 4k long, 1 bit wide memory with 12 address lines. The desired address range for these chips was 0x3000 – 0x3FFF, so more glue logic had to be added using the 4 upper address lines. Both chips had the same chip enable logic to create a 4k by 2-bit memory structure. Like the previous part, the remaining wires were jumped over from the previous chips, with the 12th address line coming from the EVB. Once these 1-bit wide RAMs were connected, 16 2-bit numbers were written to and then read from the memory. The original numbers and the numbers read back from memory were displayed side by side on the terminal to compare and verify that the circuit and chips were working correctly.



Figure : MCM6147 RAM Chip

For an enhancement to this lab, a simple parity check was implemented for the data stored in memory. Even parity was used, with the most significant bit (MSB) being used as the parity bit. The number of 1’s in the remaining 7 bits of data were counted by starting with 0, XORing it with the first data bit, taking the result and XORing it with the next bit, and so on. The final result, 0 or 1, would then be added as the parity bit before writing the data to memory. When reading the data back, the parity was computed in the same fashion on all 8 bits of data, with even parity (the result being a 0) indicating valid data and odd parity (the result being a 1) indicating that there was an error in the data. To test the functionality, data was written to and read from the memory both with all the data lines connected and then one data line removed. With all the lines connected, there should be no errors, and with the single line removed, there should be an error in the data when that line is supposed to be lo but is default hi when disconnected.

**Results**

To generate glue logic for each address range, the bits that were used within that address were examined. For the first AM9128 chip, the range 0x2000 – 0x27FF corresponds to 0010 0000 0000 0000 – 0010 0111 1111 1111. In this range, the 5 MSBs are always 00100, so logic was made to generate an active-lo signal only when the bits were in these states. The same process was used for the second AM9128 chip and the MCM6147 chips.

All parts of the lab were successful in their implementation, with little time needed for debugging and the most time spent on wiring. To verify the AM9128 chips, the patterns 0xAA and 0x55 were written to and read from the chips. 0xAA is an alternating 1-0 pattern while 0x55 is an alternating 0-1 pattern, both of which help test for possible errors resulting from connected bit locations. For both chips, no errors were found when running normally. As a sanity check, the power was shut off before running the code again, at which point all the addresses had errors, demonstrating that our program and chips were functioning correctly. To verify the 2-bit wide memory structure created by the MCM6147 chips, 16 numbers were written to and read from memory and then compared. The numbers matched as expected, except for the missing data bits.

Verifying the parity check was similar to how the MCM6147 chips were verified – 16 numbers were written to and read from memory, with the original number (with the parity bit added) and the received number displayed side by side, as well as an output displaying whether the data was valid or invalid. The numbers were then inspected to confirm that the parity bit was a 0 for numbers with an even count of 1’s, and a 1 for numbers with an odd count of 1’s. Running the program with a data line disconnected caused certain numbers to fail the parity check, and it was visually confirmed that the program was running correctly.

**Conclusion**

This lab investigated the interfacing of external memory to the 8051 microcontroller, as well as techniques to verify the functionality of memory chips. Emphasis was put on the hardware portion of the lab, with careful attention and organization needed when connected the RAM chips due to the large amount of wires used. Glue logic was also an important aspect since multiple chips needed to be interfaced side by side in the addressing space. Overall, this lab gave a good overview of different memory structures, how to connect them, and how to interface with them.

**Appendix A: Circuit Schematics**

**Appendix B: Code**