ECE 459: Project Design Review

Team 4: Craig Drenthe, Laura Sood, Jordan Varnon, Graham Wallace

Project Choice

Opted for the logic obfuscation project

Steps involved in this project include:

- Determining testability of each node
- Ranking nodes based on efficiency
- Determining the number of key gates and placing them
 - Hamming Distance

HOPE Fault Simulator

Chose to use HOPE for fault analysis portion of the project

- Allows for the calculation of the testability of each node
- Proven to reduce fault simulation time for circuits (good for the required large circuit)
- Need to rank results of analysis

Currently able to run HOPE. Results appear later in slideshow

- ./hope -r 32 -F s27.fault -D s27.test
 - S7.fault is shows faults detected after each test
 - D ensures that we are shown the outputs resulting from the fault
 - * denotes the output is incorrect as a result of fault

Fault Impact: HOPE Output

- Test runs generate fault file
 - Exemplifies faults
 - Stuck at 1 or 0
- Flags only faults that affect output
- Filter through data to find number of faults

```
1: 0100 x
test
 G17 /1: 1
 G17 /0: 0
 G11 /1: 0
 G12->G15 /0: x
 G8->G15 /0: 1
 G8->G16 /0: 1
 G3 /0: x
 G5 /0: x
 G11 /0: 1
 G9 /0: x
 G15 /1: x
 G16 /1: x
 G10 /0: x
 G10 /1: x
 G14->G10 /0: x
 G11->G10 /0: x
 G14 /1: x
 G14 /0: 1
 G8 /1: x
 G14->G8 /1: x
 G11->G6 /0: x
 G8 /0: 1
 G6 /1: x
 G11->G6 /1: x
 G12 /1: x
 G7 /0: x
```

5.68 KB

425 lines (425 sloc)

Fault Impact: Calculation

Fault Impact = $(NoP_0 \cdot NoO_0 + NoP_1 \cdot NoO_1)$.

	А	В	С	D	E	F	G
1							
2	node	s-a-0 faults	s-a-1 faults	outputs effected by sa0	outputs affected by sa1	FAULT IMPACT	
3	G0	0	0	0	0	0	
4	G1	1	0	1	0	1	
5	G2	1	0	1	0	1	
6	G3	1	0	1	0	1	
7	G4	0	0	0	0	0	
8	G5	1	0	1	0	1	
9	G6	0	1	0	1	1	
10	G7	1	0	1	0	1	
11	G8	1	1	1	1	2	
12	G8->G15	1	0	1	0	1	
	G8->G16	1	0	1	0	1	
14	G9	1	0	1	0	1	
	G10	1	1	1	1	2	
	G11	1	1	1	1	2	
	G11->G6	1	1	1	1	2	
	G11->G10	1	0	1	0		
	G12	1	1	1	1		
	G12->G15	1	1	1	1		
	G12->G13	1	0	1	0		
	G13	1	1	1	1		
	G14	1	1	1	1		
	G14->G10	1	0	1	0	-	
	G14->G8	0	1	0	1		
-	G15	0	1	0	1		
10000	G16	0	1	0	1	1	
28	G17	1	1	1	1	2	
29							

Viewing the ISC Files in Vivado




Verilog s27.v

endmodule

```
module s27(VDD,CK,G0,G1,G17,G2,G3);
input VDD,CK,G0,G1,G2,G3;
output G17;
 wire G5,G10,G6,G11,G7,G13,G14,G8,G15,G12,G16,G9;
 FD1 DFF 0(CK,G5,G10);
 FD1 DFF 1(CK,G6,G11);
 FD1 DFF 2(CK,G7,G13);
 IV NOT 0(G14,G0);
 IV NOT 1(G17,G11);
 AN2 AND2 0(G8,G14,G6);
 OR2 OR2 0(G15,G12,G8);
 OR2 OR2 1(G16,G3,G8);
 ND2 NAND2 0(G9,G16,G15);
 NR2 NOR2 0(G10,G14,G11);
 NR2 NOR2 1(G11,G5,G9);
 NR2 NOR2 2(G12,G1,G7);
 NR2 NOR2 3(G13,G2,G12);
```


Vivado - Elaborated Design



Vivado - Nets/Nodes

Tcl Console Messages			Log	Reports	Design Runs	Find Results
Q =		द । प्र	\line{\pi}	0 C		
Name	Cell Pi	Flat Pi	Dri	Route Stat	us	
_ ск	CK 3		~	Has unplaced ports or pins		
_ G0	1	1	~	Has unpla	ced ports or pins	
G1	1	1	~	Has unpla	ced ports or pins	
_ G10	2	2		Has unpla	ced ports or pins	
_ G11	4	4		Has unpla	ced ports or pins	
_ G12	3	3		Has unpla	ced ports or pins	
_ G13	2	2		Has unpla	ced ports or pins	
_ G14	3	3		Has unpla	ced ports or pins	
_ G15	2	2		Has unpla	ced ports or pins	
_ G16	2	2		Has unpla	ced ports or pins	
_ G17	1	1		Has unpla	ced ports or pins	
_ G2	1	1	4	Has unpla	ced ports or pins	
_ G3	1	1	~	Has unpla	ced ports or pins	
_ G5	2	2		Has unpla	ced ports or pins	
_ G6	2	2		Has unpla	iced ports or pins	
_ G7	2	2		Has unpla	ced ports or pins	
_「 G8	3	3		Has unpla	ced ports or pins	
_ G9	2	2		Has unpla	ced ports or pins	
				10		

Vivado - Nodes with high fault impact



Moving Forward

- Using Fault Results
 - Calculating testability
 - Hamming Distance
 - Observability
- Further Circuit Implementation
- Final Considerations