



# Transistores de Efeito de Campo - FET



*N-Channel JFET*



*P-Channel JFET*


# Conteúdo

---

- Estrutura dos JFETs
- Controle do canal (aberto/fechado)
- Análise qualitativa
- Análise quantitativa
- Regiões de operação
- Aplicações
  - Chave série
  - Chave paralela
  - *Chopper*


## Comparação:

### TBJ – Amplificador controlado por Corrente




## Comparação:



### FET– Amplificador controlado por Tensão





# FET - Estrutura






# FET - Estrutura



# FET - Estrutura




# FET – Análise – *canal N*







# FET – Canal aberto




# FET – Canal fechado



# FET – Mecanismo de Controle



# FET – Mecanismo de Controle




**i - Análise com  $V_{GS} = 0 \text{ V}$  and  $V_{DS} > 0 \text{ V}$**

**ii - Análise com  $V_{GS} < 0 \text{ V}$  and  $V_{DS} > 0 \text{ V}$**


**i - Análise com  $V_{GS} = 0$  V and  $V_{DS} > 0$  V**

ii - Análise com  $V_{GS} < 0$  V and  $V_{DS} > 0$  V

**FET com  $V_{GS} = 0 \text{ V}$  and  $V_{DS} > 0 \text{ V}$**




FET com  $V_{GS} = 0 \text{ V}$  and  $V_{DS} > 0 \text{ V}$






$I_D$  versus  $V_{DS}$  com  $V_{GS} = 0 \text{ V}$




Se  $V_{DS}$  continua a aumentar?




$V_{GS} = 0\text{ V}$  and  $V_{DS} > 0\text{ V}$

# Potencial reverso na junção PN




$$V_{GS} = 0\text{ V and } V_{DS} > 0\text{ V}$$

# Pinch-off ( $V_{GS} = 0 \text{ V}$ , $V_{DS} = V_P$ )




# Pinch-off ( $V_{GS} = 0 \text{ V}$ , $V_{DS} = V_P$ )




A corrente não cessa!


**$I_D$  versus  $V_{DS}$  com  $V_{GS} = 0$  V**



$I_D$  versus  $V_{DS}$  com  $V_{GS} = 0 \text{ V}$




$I_D$  versus  $V_{DS}$  com  $V_{GS} = 0 \text{ V}$






**Fonte de corrente equivalente  $V_{GS} = 0$  V,  $V_{DS} > V_P$**



Fonte de corrente equivalente  $V_{GS} = 0 \text{ V}$ ,  $V_{DS} > V_P$




$$I_D = I_{DSS} = \text{Cte.}$$


i - Análise com  $V_{GS} = 0 \text{ V}$  and  $V_{DS} > 0 \text{ V}$

ii - Análise com  $V_{GS} < 0 \text{ V}$  and  $V_{DS} > 0 \text{ V}$

# Aplicando tensão negativa à porta




# Aplicando tensão negativa à porta




# Aplicando tensão negativa à porta


Aumento da região de depleção!



**Relembrando:  $I_D$  versus  $V_{DS}$  com  $V_{GS} = 0$  V**




$I_D$  versus  $V_{DS}$  com  $V_{GS} < 0$  V







## Ex.: FET canal-n com $I_{DSS} = 8 \text{ mA}$ e $V_P = 4 \text{ V}$




Aplicando tensão  $V_{GS} \leq V_P$  à porta




## Ex.: FET canal-n com $I_{DSS} = 8 \text{ mA}$ e $V_P = 4 \text{ V}$




# FET canal-p




**Ex.: FET canal-p com  $I_{DSS} = 6 \text{ mA}$  e  $V_P = -6 \text{ V}$**






## FET símbolos: canal-n



## FET símbolos: canal-p




# Regiões de Operação






# Regiões de Operação




(1.1) Saturação  $V_{GS} = 0\text{ V}$ ,  $V_{DD} \geq V_P$ ,  $I_D = I_{DSS}$

$$(1.1) \ V_{GS} = 0 \text{ V}, \ V_{DD} \geq V_P, \ I_D = I_{DSS}$$




# Regiões de Operação




(1.2) Saturação  $V_{GS} < 0$ ,  $V_{GS} > V_P$ ,  $V_{DD} \geq |V_P - V_{GS}|$ ,  $I_D < I_{DSS}$

(1.2) Saturação  $V_{GS} < 0$ ,  $V_{GS} > V_P$ ,  $V_{DD} \geq |V_P - V_{GS}|$ ,  $I_D < I_{DSS}$




# Regiões de Operação




(2) Corte ( $I_D = 0 \text{ A}$ )  $|V_{GS}| \geq |V_P|$ ,  $V_{GS} < 0$

(2) Corte ( $I_D = 0$  A)  $|V_{GS}| \geq |V_P|$




# Regiões de Operação




(3)  $I_D$  entre 0 e  $I_{DSS}$  para  $V_{GS} \leq 0 \text{ V}$ ,  $V_{DS} < |V_{GS} - V_P|$  e  $V_{GS} > V_P$ .

(3)  $I_D$  entre 0 A e  $I_{DSS}$  para  $V_{GS} \leq 0$  V,  $V_{DS} < V_P$  e  $|V_{GS}| < |V_P|$ .






# Curva Característica



# Curva Característica – Resistência do canal

$$R_{DS} = \frac{\Delta V_{DS}}{\Delta I_D} = \frac{1}{g_m}$$

Região Ôhmica




# Curva Característica – Resistência do canal


Aproximação:

$$r_d = \frac{r_o}{(1 - V_{GS}/V_P)^2}$$


Região Ôhmica



# Curva Característica - Curva de Transferência




# Curva Característica - Curva de Transferência




# Curva de Transferência – $I_D \times V_{DS}$

Satuação




# Equação de Shockley

$$I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$



# Região de Saturação

$$I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$




Região de amplificação  
do JFET

Região de Saturação



# Região de Saturação


$$I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_P} \right]^2$$



# Folha de Dados

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	$V_{DS}$	25	Vdc
Drain-Gate Voltage	$V_{DG}$	25	Vdc
Reverse Gate-Source Voltage	$V_{GSR}$	-25	Vdc
Gate Current	$I_G$	10	mAdc
Total Device Dissipation @ $T_A = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	310 2.82	mW mW/ $^\circ\text{C}$
Junction Temperature Range	$T_J$	125	$^\circ\text{C}$
Storage Channel Temperature Range	$T_{stg}$	-65 to +150	$^\circ\text{C}$



Refer to 2N4220 for graphs.

## ELECTRICAL CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### OFF CHARACTERISTICS

Gate-Source Breakdown Voltage ( $I_G = -10 \mu\text{Adc}$ , $V_{DS} = 0$ )	$V_{(BR)GSS}$	-25	—	—	Vdc
Gate Reverse Current ( $V_{GS} = -15 \text{ Vdc}$ , $V_{DS} = 0$ ) ( $V_{GS} = -15 \text{ Vdc}$ , $V_{DS} = 0$ , $T_A = 100^\circ\text{C}$ )	$I_{GSS}$	— —	— —	-1.0 -200	nAdc
Gate Source Cutoff Voltage ( $V_{DS} = 15 \text{ Vdc}$ , $I_D = 10 \text{ nAdc}$ )	$V_{GS(off)}$	-0.5	—	-6.0	Vdc
Gate Source Voltage ( $V_{DS} = 15 \text{ Vdc}$ , $I_D = 100 \mu\text{Adc}$ )	$V_{GS}$	—	-2.5	—	Vdc

### ON CHARACTERISTICS



Zero-Gate-Voltage Drain Current* ( $V_{DS} = 15 \text{ Vdc}$ , $V_{GS} = 0$ )	$I_{DSS}$	1.0	3.0	5.0	mAdc
--	-----------	-----	-----	-----	------

### SMALL-SIGNAL CHARACTERISTICS

Forward Transfer Admittance Common Source* ( $V_{DS} = 15 \text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0 \text{ kHz}$ )	$ Y_{fs} $	1000	—	5000	$\mu\text{mhos}$
Output Admittance Common Source* ( $V_{DS} = 15 \text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0 \text{ kHz}$ )	$ Y_{os} $	—	10	50	$\mu\text{mhos}$
Input Capacitance ( $V_{DS} = 15 \text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{iss}$	—	4.5	7.0	pF
Reverse Transfer Capacitance ( $V_{DS} = 15 \text{ Vdc}$ , $V_{GS} = 0$ , $f = 1.0 \text{ MHz}$ )	$C_{rss}$	—	1.5	3.0	pF

\*Pulse Test: Pulse Width  $\leq 630 \text{ ms}$ ; Duty Cycle  $\leq 10\%$

# FET versus TBJ



<i>JFET</i>		<i>BJT</i>
$I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2$	$\Leftrightarrow$	$I_C = \beta I_B$
$I_D = I_S$	$\Leftrightarrow$	$I_C \cong I_E$
$I_G \cong 0 \text{ A}$	$\Leftrightarrow$	$V_{BE} \cong 0.7 \text{ V}$

# Exercícios

1. A corrente de fuga do JFET 2N5951, Segundo sua folha de dados, é 5 pA para uma tensão de 20 V. Qual sua resistência de entrada?
2. A folha de dados do 2N5191 fornece os seguintes valores típicos:  $I_{DSS} = 10 \text{ mA}$ ;  $V_{GS(\text{corte})} = V_p = -3,5 \text{ V}$ . Calcule a corrente de dreno para  $V_{GS} = -1 \text{ V}$ ,  $-2 \text{ V}$ ,  $-3 \text{ V}$  e  $-4 \text{ V}$  na região de saturação.

# Exercícios

1. A corrente de fuga do JFET 2N5951, Segundo sua folha de dados, é 5 pA para uma tensão de 20 V. Qual sua resistência de entrada?
2. A folha de dados do 2N5191 fornece os seguintes valores típicos:  $I_{DSS} = 10 \text{ mA}$ ;  $V_{GS(\text{corte})} = V_p = -3,5 \text{ V}$ . Calcule a corrente de dreno para  $V_{GS} = -1 \text{ V}$ ,  $-2 \text{ V}$ ,  $-3 \text{ V}$  e  $-4 \text{ V}$  na região de saturação.

$$I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_p} \right]^2$$

Equação de Shockley

# Exercícios

2. Using the characteristics of Fig. 5.10, determine  $I_D$  for the following levels of  $V_{GS}$  (with  $V_{DS} > V_P$ ).
- (a)  $V_{GS} = 0$  V.
  - (b)  $V_{GS} = -1$  V.
  - (c)  $V_{GS} = -1.5$  V.
3. (a) Determine  $V_{DS}$  for  $V_{GS} = 0$  V and  $I_D = 6$  mA using the characteristics of Fig. 5.10.
- (b) Using the results of part (a), calculate the resistance of the JFET for the region  $I_D = 0$  to 6 mA for  $V_{GS} = 0$  V.
- (c) Determine  $V_{DS}$  for  $V_{GS} = -1$  V and  $I_D = 3$  mA.
- (d) Using the results of part (c), calculate the resistance of the JFET for the region  $I_D = 0$  to 3 mA for  $V_{GS} = -1$  V.
- (e) Determine  $V_{DS}$  for  $V_{GS} = -2$  V and  $I_D = 1.5$  mA.


# Exercícios

2. Using the characteristics of Fig. 5.10, determine  $I_D$  for the following levels of  $V_{GS}$  (with  $V_{DS} > V_P$ ).

(a)  $V_{GS} = 0 \text{ V}$ .


(b)  $V_{GS} = -1 \text{ V}$ .

(c)  $V_{GS} = -1.5 \text{ V}$ .



# Exercícios

3. (a) Determine  $V_{DS}$  for  $V_{GS} = 0$  V and  $I_D = 6$  mA using the characteristics of Fig. 5.10.  
(b) Using the results of part (a), calculate the resistance of the JFET for the region  $I_D = 0$  to 6 mA for  $V_{GS} = 0$  V.  
(c) Determine  $V_{DS}$  for  $V_{GS} = -1$  V and  $I_D = 3$  mA.  
(d) Using the results of part (c), calculate the resistance of the JFET for the region  $I_D = 0$  to 3 mA for  $V_{GS} = -1$  V.  
(e) Determine  $V_{DS}$  for  $V_{GS} = -2$  V and  $I_D = 1.5$  mA.







# Exercícios

Compare os resultados com aqueles obtidos com a fórmula aproximada:


$$r_d = \frac{r_o}{(1 - V_{GS}/V_P)^2}$$



# JFET - Aplicações




# JFET - Resumo





# JFET - Aplicações

- Aplicações
  - Chave paralela
  - Chave série
  - *Chopper*
  - Limitador de corrente


# 1 - JFET como Chave Analógica




# 1 - JFET como Chave Analógica



# 1 - JFET como Chave Analógica




# 1 - JFET como Chave Analógica






# 1 - JFET como Chave Analógica




# 1 - JFET como Chave Analógica




$$\text{Resistência } R_{DS(ON)} = \Delta V_{DS} / \Delta I_D = V_{DS} / I_D$$

# 1 - JFET como Chave Analógica



Resistência  $R_{DS(ON)} = V_{DS}/I_D \rightarrow$  Muito pequena


# 1 - JFET como Chave Analógica




Funcionamento como chave:

- $V_{GS} = 0V \Rightarrow R_D \sim 0$
- $V_{GS} \leq -V_P \Rightarrow R_D \sim \infty$

## 1.1 - Chave *Paralela*




## 1.1 - Chave *Paralela*



# Exemplo

- 1) O FET do circuito abaixo possui  $r_d = R_{DS(ON)} = 10 \, \Omega$ . Supondo que  $V_{ent} = 20 \, \text{mV}$ , qual é o valor de  $V_{saída}$  quando  $V_{GS} = 0 \, \text{V}$ ? E quando  $V_{GS}$  for mais negativo que  $V_p$ ?


$$R_D = 2,2 \, \text{k}\Omega$$



# Exemplo

- 1) O FET do circuito abaixo possui  $r_d = R_{DS(ON)} = 10 \, \Omega$ .  
Supondo que  $V_{ent} = 20 \, \text{mV}$ , qual é o valor de  $V_{saída}$  quando  $V_{GS} = 0 \, \text{V}$ ? E quando  $V_{GS}$  for mais negativo que  $V_p$ ?  
(R: 0,09 mV e 20 mV)


$$R_D = 2,2 \, \text{k}\Omega$$







# Chopper

Chopper




# Chopper

Chopper entrada senoidal




# ***Chopper: exemplo de aplicação***



Controle  
conversor AD


# ***Chopper: exemplo de aplicação***



Controle  
conversor AD


# Chopper: exemplo de aplicação

Amplificador DC




# Chopper: exemplo de aplicação

Ex.: Chopper entrada DC com flutuação (ripple)




Obs.: Na prática os MOSFETs e TBJs são utilizados em fontes chaveadas.

## 1.2 - Chave Série



## 1.2 - Chave *Série* - exemplo de aplicação

### Multiplexador Analógico (Seletor)








## 1.2 - Chave *Série* - exemplo de aplicação

### Multiplexador Analógico (Seletor)

Entradas  
Analógicas





## 2 – Limitador de corrente




Pra valores “baixos” de corrente de carga ( $I_D$ ), o JFET trabalha na região de baixa resistência.

## 2 – Limitador de corrente



Se a corrente da carga  $I_D$  aumentar (e. g., curto-circuito), o JFET limita seu valor em  $I_{DSS}$ .

### 3 - Amplificador de sinais



Vantagens (comparado ao TBJ):

- Alta  $R_i$
- Baixo ruído

### 3 - Amplificador de sinais

