KU LEUVEN




RISC-V

Trusted IoT - Kick-off meeting


December 2nd, 2022



Processors are "all over the place"












Rule of thumb: if it doesn't have Intel or AMD in the name, it's most likely an ARM










Architecture

ia32 x86-64 ARMv1

ARMv9-A










CISC

Complex instruction set computer

RISC

Reduce instruction set computer





Operation

In human language:

Add the value at C2 to that of B3 and store the result in C2

Memory

	1	2	3	4
Α				
В				
С				
D				
E				

example instruction

Operation


In human language:

Add the value at C2 to that of B3 and store the result in C2

In CISC: ADD C2, B3

In RISC: LD R1, C2 LD R2, B3 ADD R1, R2 ST C2, R1









CISC

Complex instruction set computer

not open not royalty free **RISC**

Reduce instruction set computer

open not royalty free





RISC-V:

open source Instruction Set Architecture (ISA)

	ext	Ext ct		Address		Software				
ISA	Base+E	Compa Code	Quad F	32-bit	64-bit	128-bit	GCC	TTNM	Linux	QEMU
SPARC V8			1	1			1	1	/	/
OpenRISC				1	1		1	1	1	1
RISC-V	1	1	1	1	/	1	1	1	1	1

source: https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.pdf





RISC-V:

- open source Instruction Set Architecture (ISA)
- since 2010
- developed at University of California, Berkeley
- license and royalty free
- latest version

ISA Specification

The specifications shown below represent the current, ratified releases. Work is being done on GitHub.

- Volume 1, Unprivileged Spec v. 20191213 [PDF]
- Volume 2, Privileged Spec v. 20211203 [PDF]
- Recently ratified, but not yet integrated, extension specifications


Past ratified releases include the term "ratified" in the release tag.

source: https://riscv.org/technical/specifications/





Semico forecasts strong growth for RISC-V, predicting the market will consume 62.4 billion RISC-V CPU cores by 2025.



Source: Semico Research Corp.





The ISA is built in a modular way:

- Base:
 - RV32I: Base Integer Instruction Set
- Instruction set Extensions
 - M: Standard Extension for Integer Multiplication and Division
 - A: Standard Extension for Atomic Instructions
 - B: Standard Extension for Bit Manipulation
 - 0 ...



C
0

Name	Description	Version	Status[b]	Instruction count	
	Base				
RVWM0	Weak Memory Ordering	2.0	Ratified		
RV32I	Base Integer Instruction Set, 32-bit	2.1	Ratified	40	
RV32E	Base Integer Instruction Set (embedded), 32-bit, 16 registers	1.9	Open	40	
RV64I	Base Integer Instruction Set, 64-bit	2.1	Ratified	15	
RV128I	Base Integer Instruction Set, 128-bit	1.7	Open	15	
	Extension				



The ISA

Ba:

0

Ins

 \bigcirc

0

8 (RV32) Standard Extension for Integer Multiplication and Division 2.0 Ratified 13 (RV64) 11 (RV32) Standard Extension for Atomic Instructions 2.1 Ratified 22 (RV64) 26 (RV32) Ratified Standard Extension for Single-Precision Floating-Point 2.2 30 (RV64) 26 (RV32) Standard Extension for Double-Precision Floating-Point 2.2 Ratified 32 (RV64) Zicsr Control and Status Register (CSR) 2.0 Ratified Zifencei Instruction-Fetch Fence 2.0 Ratified Shorthand for the IMAFDZicsr Zifencei base and extensions G 28 (RV32) 0 Standard Extension for Quad-Precision Floating-Point 2.2 Ratified 32 (RV64) Standard Extension for Decimal Floating-Point 0.0 Open Ratified 40 Standard Extension for Compressed Instructions 2.0 43[28] Standard Extension for Bit Manipulation 1.0 Ratified Standard Extension for Dynamically Translated Languages 0.0 Open 0.0 Standard Extension for Transactional Memory Open Standard Extension for Packed-SIMD Instructions 0.9.10 Open 187[29] 1.0 Frozen Standard Extension for Vector Operations Ratified Standard Extension for Scalar Cryptography 1.0.1 49 N Standard Extension for User-Level Interrupts 1.1 Open 3 H Standard Extension for Hypervisor 1.0 Ratified 15 1.12 Ratified 4 Standard Extension for Supervisor-level Instructions 0.1 Open Zam Misaligned Atomics Total Store Ordering 0.1 Ztso Frozen

Division





The default architecture is **unprivileged**.

ISA Specification

The specifications shown below represent the current, ratified releases. Work is being done on GitHub.

- Volume 1, Unprivileged Spec v. 20191213 [PDF]
- Volume 2, Privileged Spec v. 20211203 [PDF]
- Recently ratified, but not yet integrated, extension specifications

Past ratified releases include the term "ratified" in the release tag.

The **Privileged specification** covers all aspects of RISC-V systems beyond the unprivileged ISA, including privileged instructions as well as additional functionality required for running operating systems and attaching external devices.





... in short ... it's all about the ISA **specification** and it's **NOT** a processor





artist: Andrea Piacquadio

source: https://www.pexels.com/photo/a-man-in-red-shirt-covering-his-face-3760043/





Luckily, there is "the Internet"


People have taken the **specification** and have made an **implementation**.

"Some" implementations are open source.

This opens up the gates to a new maze:

The magical world of open source licenses








Open source licenses typically makes you think of software

Most of the available RISC-V implementation use an open software license.

A website that might come in handy: https://tldrlegal.com/



for example:






Quick Summary



You can do what you like with the software, as long as you include the required notices. This permissive license contains a patent license from the contributors of the code.






Must	
▶ Include Copyright	0
▶ Include License	₿
▶ State Changes	
▶ Include Notice	A



Nice book with insights into the ISA

by D. Patterson and J. Hennessy








Within Trusted IoT - KU Leuven will work on Multi-Core RISC-V platforms

The industrial Use Case will focus on drones, operated by multiple RISC-V cores.

Multiple, isolated microprocessors will be centralised on a single FPGA











Within Trusted IoT - KU Leuven will work on Multi-Core RISC-V platforms

The industrial Use Case will focus on drones, operated by multiple RISC-V cores.

Three different RISC-V implementations will be used









Three different RISC-V implementations will be used

ibex

source: https://github.com/lowRISC/ibex

• intended use: MCU / Flight computer

• licence: Apache License Version 2.0

HDL: SystemVerilog



NEORV32

• **source**: https://github.com/stnolting/neorv32

intended use: Commlicence: 3-clause BSD

HDL: Verilog



PicoRV32

• source: https://github.com/YosysHQ/picorv32

intended use: ESC

licence: ISCHDL: VHDL

PicoRV32 - A Size-Optimized RISC-V CPU






Three different RISC-V implementations will be used

		PicoRV32	NEORV32	ibex
		ISC	BSD 3-clause	Apache License 2.0
CANNOT	Hold Liable	х	х	x
	Use Trademark		х	x
MUST	Include copyright	х	х	x
	Include licence	х	х	х
	State changes			x
	Include notice			x
	Commercial use	х	x	x
	Modify	х	х	x
	Distribute	х	x	x
CAN	Place warranty		х	х
	Private Use			x
	Use patent claims			х
	Sublicense			х















= placeholder for "other" components





Benefits:

- improved inter-component communication
 - choice of protocols
 - throughput
 - security (authentication & confidentiality)
- compatibility with COTS
- (remote) attestation of ALL components



Cryptographic primitives for offloading


Readback of FPGA configuration is required





Benefits:


- improved inter-component communication
 - choice of protocols
 - throughput
 - security (authentication & confidentiality)
- compatibility with COTS
- (remote) attestation of ALL components





Readback of FPGA







Questions?



KU LEUVEN



Thank you

