

Trusted IoT

IIoTSBOM – November 16th, 2023

Multi-Core RISC-V platforms












- Many devices today consist of multiple processors
- To make sure the device is in a safe / good / known state:

Attestation:





You should run the attestation protocol on <u>every</u> processor
















 Substituting the processors with a <u>single chip</u> reduces the complexity




















 Substituting the processors with a <u>single chip</u> reduces the complexity

How to merge different chips?

Configure all of them in an FPGA





















- Depending on the processor that the RISC-V is substituting a different implementation might be better suitable
- Three different RISC-V implementations will be used
 - Ibex (SystemVerilog)
 - MCU / Flight computer
 - NEORV32 (Verilog)
 - Communication
 - PicoRV32 (VHDL)
 - Electronic speed controllers





















• All RISC-V implementations are subjected to different licenses

		ibex	NEORV32	PicoRV32
		Apache License 2.0	BSD 3-clause	ISC
cannot	Hold Liable	x	X	X
	Use Trademark	X	X	
must	Include copyright	X	X	X
	Include license	x	X	x
	State changes	x		
	Include notice	X		
can	Commercial use	X	X	X
	Modify	x	X	X
	Distribute	x	X	X
	Place warranty	x	X	
	Private use	x		
	Use patent claims	x		
	Sublicense	x		

A website that might come in handy: https://tldrlegal.com/













Trusted lo

ISC License TMS

• All RISC-V im




Copyright (c) 4-digit year, Company or Person's Name

Permission to use, copy, modify, and/or distribute this software for any purpose with or without fee is hereby granted, provided that the above copyright notice and this permission notice appear in all copies.


THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.

DRESDEN

A website that







Traditio et Innovatio

KOSTOCK





Use-case in Trusted IoT

Drones















Take the device
















Identify the processors
















Identify the processors
















Replace every processor with a suitable RISC-V implementation
















Merge all RISC-V implementations on a single FPGA

Single device with multiple processors

Maintain maximal backward compatibility

 Choose best-fitting RISC-V as platform















 An embedded Hardware Security Module takes care of crypto and attestation



FPGA can do readback of configuration


















First results towards <u>implementation</u>



```
Terminal-jyliegen@xps15-jo:~/vc/github/trustediot/src/tools/python/UI — + ×
File Edit View Terminal Tabs Help

Trusted IoT - eHSM

a - Set LEDs to '4'
z - Set LEDs to '6'
e - Set LEDs to '7'
r - Set LEDs to '0'
l - Readback IDCODE register
s - Print status register
f - Load ICAP firmware: frame readback
t - Toggle ICAP
p - Print postfifo word
y - Print postfifo empty flag
q - go back

feedback message:
```














• First results towards demonstrator



















• First results towards demonstrator




















• First results towards demonstrator



















• First results towards demonstrator

Everything is on track













Multi-Core RISC-V platforms

Questions?























