

### CS2100 Recitation 9

MSI Components 24 March 2025 Aaron Tan



Aaron Tan, NUS Recitation 9


### Contents

- Decoders
  - Implementing functions using decoders
  - Decoder with enable
  - Standard MSI decoder
- Encoders
  - Priority encoders
- Multiplexers
  - Standard MSI multiplexer
  - Implementing functions using multiplexers
  - Using smaller multiplexers


- Selected Past Years' Exam Questions
  - AY2016/17 Sem2 Q2
  - AY2017/18 Sem2 Q3(a)(b)(c)
  - AY2018/19 Sem2 Q5(c)
  - AY2019/20 Sem2 Q5(a)(b)

# SUMMARY


### **Decoders**



## Decoding – the inefficient way




## Decoding – the better way



### 2. Decoders (2/5)

Example: If codes 00, 01, 10, 11 are used to identify four persons, we may use a 2-bit decoder.




- This is a 2×4 decoder which selects an output line based on the 2-bit code supplied.
- Truth table:

X	Y	$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F_3}$
0	0	<b>F</b> <sub>0</sub> <b>1</b> 0  0  0	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

### 2. Decoders (3/5)

From truth table, circuit for 2×4 decoder is:




X	Y	$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F}_3$
0	0	1 0 0 0	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Each output is a minterm (X'·Y', X'·Y, X·Y' or X·Y) of a 2-variable function.

### 2. Decoders (4/5)

Design a 3×8 decoder.

X	y	Z	$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F_3}$	$\mathbf{F_4}$	$\mathbf{F}_{5}$	$\mathbf{F_6}$	$\mathbf{F_7}$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0 0 0 0 0 1 0 0	0	0	1



### 2. Decoders: Implementing Functions (1/3)


- A Boolean function, in sum-of-minterms form ⇒
  - decoder to generate the minterms, and
  - an OR gate to form the sum.
- Any combinational circuit with n inputs and m outputs can be implemented with an n:2<sup>n</sup> decoder with m OR gates.
- Good when circuit has many outputs, and each function is expressed with a few minterms.

### 2. Decoders: Implementing Functions (2/3)

Example: Full adder

$$S(x, y, z) = \sum m(1,2,4,7)$$

$$C(x, y, z) = \sum m(3,5,6,7)$$




X	y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

### 2. Decoders: Implementing Functions (3/3)

$$S(x, y, z) = \sum m(1,2,4,7)$$

$$C(x, y, z) = \sum m(3,5,6,7)$$




BRAVO!!!

### 2. Decoders with Enable (1/2)

- Decoders often come with an enable control signal, so that the device is only activated when the enable, E = 1.
- Truth table:

Е	X	Υ	F <sub>0</sub>	F <sub>1</sub>	$F_2$	$F_3$
1	0	0	1	0	0 0 1 0 0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	d	d	0	0	0	0

Circuit of a 2×4 decoder with enable:



### 2. Decoders with Enable (2/2)

- In the previous slide, the decoder has a one-enable control signal, i.e. the decoder is enabled with E=1.
- In most MSI decoders, enable signal is zero-enable, usually denoted by E' or Ē. The decoder is enabled when the signal is zero (low).

Е	X	Υ	F <sub>0</sub>	F <sub>1</sub>	$F_2$	<b>F</b> <sub>3</sub>
1	0	0	1 0 0 0	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	d	d	0	0	0	0


Decoder with 1-enable


E'	X	Y	F <sub>0</sub>	F <sub>1</sub>	$F_2$	$F_3$
0	0	0	1 0 0 0	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1
1	d	d	0	0	0	0

Decoder with 0-enable

### 2. Constructing Larger Decoders (1/4)


- Larger decoders can be constructed from smaller ones.
- Example: A 3×8 decoder can be built from two 2×4 decoders (with oneenable) and an inverter.






### 2. Constructing Larger Decoders (2/4)










### 2. Constructing Larger Decoders (3/4)

Construct a 4×16 decoder from two 3×8 decoders with one-enable and an inverter.





Note: The input w and its complement w' are used to select either one of the two smaller decoders. Exercise: How to construct a  $4\times16$  decoder using five  $2\times4$  decoders with enable?





### Negated outputs (active low outputs) decoders

- A decoder may be 1-enabled or 0-enabled.
- A decoder may also normal output or negated outputs.
   (See next two slides.)
  - Normal outputs = active high outputs
  - Negated outputs = active low outputs

Е	X	Y	F <sub>0</sub>	F <sub>1</sub>	$F_2$	$F_3$
1	0	0	1	0	0 0 1 0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	d	d	0	0	0	0


1-enabled, active high outputs 2x4 decoder.


Е	X	Υ	$F_0$	F <sub>1</sub>	$F_2$	F <sub>3</sub>
1	0	0	0	1	1 1 0 1 1	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	0
0	d	d	1	1	1	1

1-enabled, active low outputs 2x4 decoder.

### 2. Standard MSI Decoder (1/2)

**74138 (3-to-8 decoder)** 





74138 decoder module.

- (a) Logic circuit.
- (b) Package pin configuration.

### 2. Standard MSI Decoder (2/2)

	INPUTS										OUTPUTS						
ENA	BLE	S	ELEC	T			(	ווטכ	PUI	5							
G1	Ğ2*	С	В	Α	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7					
X	Н	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н					
L	X	×	×	×	н	Н	Н	Н	Н	Н	Н	Н					
H	L	L	L	L	L	Н	Н	Н	Н	Н	H	Н					
Н	L	L	L	Н	н	L	Н	Н	Н	H	H	Н					
Н	L	L	Н	L	н	Н	L	Н	Н	Н	H	Н					
Н	L	L	Н	Н	н	Н	H	L	Н	H	H	Н					
Н	L	Н	L	L	н	Н	Н	Н	L	H	H	Н					
Н	L	н	L	Н	н	Н	H	Н	Н	L	Н	Н					
Н	L	н	Н	L	Н	Н	H	Н	H	Н	L	Н					
Н	L.	Н	Н	Н	Н	Н	Н	Н	Н	Н	H	L					

74138 decoder module.


(c) Function table.


\*
$$\overline{G}2 = \overline{G}2A + \overline{G}2B$$
  
H = high level, L = low level, X = irrelevant (C)

74138 decoder module.

- (d) Generic symbol.
- (e) IEEE standard logic symbol.

Source: The Data Book Volume 2, Texas Instruments Inc., 1985





# 2. Decoders: Implementing Functions Revisit (1/2)

 Example: Implement the following function using a 3×8 decoder and an appropriate logic gate


$$f(Q,X,P) = \sum m(0,1,4,6,7) = \prod M(2,3,5)$$

- We may implement the function in several ways:
  - Using a decoder with active-high outputs with an OR gate:  $f(Q,X,P) = m_0 + m_1 + m_4 + m_6 + m_7$
  - Using a decoder with active-low outputs with a NAND gate:  $f(Q,X,P) = (m_0' \cdot m_1' \cdot m_4' \cdot m_6' \cdot m_7')'$
  - Using a decoder with active-high outputs with a NOR gate:  $f(Q,X,P) = (m_2 + m_3 + m_5)' [= M_2 \cdot M_3 \cdot M_5]$
  - Using a decoder with active-low outputs with an AND gate:  $f(Q,X,P) = m_2' \cdot m_3' \cdot m_5'$


### 2. Decoders: Implementing Functions Revisit

(2/2)


$$f(Q,X,P) = \Sigma m(0,1,4,6,7) = \prod M(2,3,5)$$




(a) Active-high decoder with OR gate.



(b) Active-low decoder with NAND gate.




(c) Active-high decoder with NOR gate.



(d) Active-low decoder with AND gate.


# SUMMARY

### **Encoders**




### 3. Encoders (1/4)


- Encoding is the converse of decoding.
- Given a set of input lines, of which <u>exactly one is high</u> and the rest are low, the <u>encoder</u> provides a code that corresponds to that high input line.
- Contains 2<sup>n</sup> (or fewer) input lines and n output lines.
- Implemented with OR gates.
- Example:



### Encoding – the inefficient way



## Encoding – the better way



### 3. Encoders (2/4)

- Truth table:
- With K-map, we obtain:

$$D_1 = F_2 + F_3$$


$$D_0 = F_1 + F_3$$


Circuit:

$$F_0$$
  $F_1$   $D_0$   $F_2$   $D_1$ 

Simple 4-to-2 encoder

$\mathbf{F_0}$	$\mathbf{F_1}$	$\mathbf{F_2}$	$\mathbf{F_3}$	$\mathbf{D_1}$	$\mathbf{D_0}$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1
0	0	0	0	X	X
0	0	1	1	X	X
0	1	0	1	X	X
0	1	1	0	X	X
0	1	1	1	X	X
1	0	0	1	X	X
1	0	1	0	X	X
1	0	1	1	X	X
1	1	0	0	X	X
1	1	0	1	X	X
1	1	1	0	X	X
_ 1	1	1	1	X	X
		•			






### 3. Encoders (3/4)

- Example: 8-to-3 encoder.
  - At any one time, only one input line of an encoder has a value of 1 (high), the rest are zeroes (low).

				Οι	ıtpı	ıts				
$\overline{\mathbf{D}_0}$	$\mathbf{D}_1$	$\mathbf{D}_2$	$\mathbf{D}_3$	$\mathbf{D}_4$	$\mathbf{D}_5$	$\mathbf{D}_6$	$\mathbf{D}_7$	X	y	Z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

### 3. Encoders (4/4)

Example: 8-to-3 encoder.



An 8-to-3 encoder

Exercise: Can you design a 2<sup>n</sup>-to-n encoder without using K-map?

### 3. Priority Encoders (1/2)

- A priority encoder is one with priority
  - To allow for more than one input line to carry a 1.
  - If two or more inputs or equal to 1, the input with the highest priority takes precedence.
  - If all inputs are 0, this input combination is considered invalid.
- Example of a 4-to-2 priority encoder:

	Inp	uts	Outputs				
$D_0$	$D_1$	$D_2$	$D_3$	f	g	V	
0	0	0	0	X	X	0	
1	0	0	0	0	0	1	
X	1	0	0	0	1	1	
X	X	1	0	1	0	1	
X	X	X	1	1	1	1	

### 3. Priority Encoders (2/2)


• Understanding "compact" function table


	Inputs			(	Outputs	6			Inp	uts		(	Outputs	3		
	$D_0$	D <sub>1</sub>	$D_2$	$D_3$	f	g	V		$D_0$	D <sub>1</sub>	D <sub>2</sub>	$D_3$	f	g	V	
	0	0	0	0	Х	X	0		0	0	0	0	Х	Χ	0	
	1	0	0	0	0	0	1	_	1	0	0	0	0	0	1	
	Х	1	0	0	0	1	1	$\supset \longrightarrow \bigcap$	0	1	0	0	0	1	1	
	Х	Х	1	0	1	0	1	づ、 し	1	1	0	0	0	1	1	Ų
	Х	Х	Х	1	1	1	1	┥\ (	0	0	1	0	1	0	1	
								_	0	1	1	0	1	0	1	
									1	0	1	0	1	0	1	
	Exercise: Obtain the simplified expressions for f, g and V.								1	1	1	0	1	0	1	
									0	0	0	1	1	1	1	1
									0	0	1	1	1	1	1	
									0	1	0	1	1	1	1	
									0	1	1	1	1	1	1	
									1	0	0	1	1	1	1	
									1	0	1	1	1	1	1	
									1	1	0	1	1	1	1	


#### Hi Prof, please go through priority encoder and how to map out the expression using kmap. Slide 34 lect 18.

■ Exercise: Obtain the simplified expressions for *f*, *g* and *V*.

	Inp	uts	(	Outputs			
$D_0$	D <sub>1</sub>	$D_2$	$D_3$	f	g	V	
0	0	0	0	Х	Χ	0	
1	0	0	0	0	0	1	
0	1	0	0	0	1	1	
1	1	0	0	0	1	1	
0	0	1	0	1	0	1	
0	1	1	0	1	0	1	
1	0	1	0	1	0	1	
1	1	1	0	1	0	1	
0	0	0	1	1	1	1	
0	0	1	1	1	1	1	
0	1	0	1	1	1	1	
0	1	1	1	1	1	1	
1	0	0	1	1	1	1	
1	0	1	1	1	1	1	
1	1	0	1	1	1	1	
1	1	1	1	1	1	1	









## SUMMARY


### Multiplexers





### Multiplexers and Demultiplexers


An application:



- Helps share a single communication line among a number of devices.
- At any time, only one source and one destination can use the communication line.

### 5. Multiplexers (1/4)

- A multiplexer is a device that has
  - A number of input lines
  - A number of selection lines
  - One output line
- It steers one of 2<sup>n</sup> inputs to a single output line, using n selection lines. Also known as a data selector.





## 5. Multiplexers (2/4)

Truth table for a 4-to-1 multiplexer:

$I_0$	I <sub>1</sub>	$I_2$	$I_3$	$S_1$ $S_0$	Y
$\overline{d_0}$	$d_1$	$d_2$	$d_3$	0 0	$d_0$
$d_0$	$d_1$	$d_2$	$d_3$	0 1	$d_1$
$d_0$	$d_1$	$d_2$	$d_3$	1 0	$d_2$
$d_0$	$d_1$	$d_2$	$d_3$	1 1	$d_3$

$S_1$	$S_0$	Y
0	0	$I_0$
0	1	$\mathbf{I}_1$
1	0	$I_2$
1	1	$I_3$





## 5. Multiplexers (3/4)

Output of multiplexer is

"sum of the (product of data lines and selection lines)"

 $\begin{array}{c|cccc} S_1 & S_0 & Y \\ \hline 0 & 0 & I_0 \\ 0 & 1 & I_1 \\ 1 & 0 & I_2 \\ 1 & 1 & I_3 \\ \hline \end{array}$ 

Example: Output of a 4-to-1 multiplexer is:

$$Y = I_0 \cdot (S_1' \cdot S_0') + I_1 \cdot (S_1' \cdot S_0) + I_2 \cdot (S_1 \cdot S_0') + I_3 \cdot (S_1 \cdot S_0)$$

Note:

Expressing

$$I_0'(S_1'S_0') + I_1'(S_1'S_0) + I_2'(S_1S_0') + I_3'(S_1S_0)$$

in minterms notation, it is equal to


$$l_0 \cdot m_0 + l_1 \cdot m_1 + l_2 \cdot m_2 + l_3 \cdot m_3$$


This is useful later (eg: slide 45).

## 5. Multiplexers (4/4)

• A 2<sup>n</sup>-to-1-line multiplexer, or simply 2<sup>n</sup>:1 MUX, is made from an n:2<sup>n</sup> decoder by adding to it 2<sup>n</sup> input lines, one to each AND gate.


A 4:1 multiplexer circuit:






## 5. Multiplexer IC Package

Some IC packages have a few multiplexers in each package (chip). The selection and enable inputs are common to all multiplexers within the package.




## 5. Standard MSI Multiplexer (1/2)



PUTS	OUT	INPUTS				
w		STROBE	Т	ELEC	SI	
VV	Y	Ğ	Α	В	С	
Н	L	Н	Х	X	X	
DO	DO	L	L	L	L	
D1	D1	L	н	L	L	
D2	D2	L	L	Н	L	
$\overline{D3}$	D3	L	Н	Н	L	
D4	D4	L	L	L	Н	
D5	D5	L	Н	L	Н	
D6	D6	L	L	Н	Н	
D7	D7	L	Н	н	Н	

74151A 8-to-1 multiplexer. (a) Package configuration. (b) Function table.

## 5. Standard MSI Multiplexer (2/2)



74151A 8-to-1 multiplexer. (c) Logic diagram. (d) Generic logic symbol. (e) IEEE standard logic symbol.

Source: The TTL Data Book Volume 2. Texas Instruments Inc., 1985.

## 5. Multiplexers: Implementing Functions (1/3)

- Boolean functions can be implemented using multiplexers.
- A 2<sup>n</sup>-to-1 multiplexer can implement a Boolean function of n input variables, as follows:
  - 1. Express in sum-of-minterms form.


Example:

```
F(A,B,C) = A' \cdot B' \cdot C + A' \cdot B \cdot C + A \cdot B' \cdot C + A \cdot B \cdot C'= \sum m(1,3,5,6)
```

- 2. Connect *n* variables to the *n* selection lines.
- 3. Put a '1' on a data line if it is a minterm of the function, or '0' otherwise.

### 5. Multiplexers: Implementing Functions (2/3)

•  $F(A,B,C) = \Sigma m(1,3,5,6)$ 



This method works because:

Output = 
$$I_0 \cdot m_0 + I_1 \cdot m_1 + I_2 \cdot m_2 + I_3 \cdot m_3 + I_4 \cdot m_4 + I_5 \cdot m_5 + I_6 \cdot m_6 + I_7 \cdot m_7$$

Supplying '1' to  $I_1, I_3, I_5, I_6$ , and '0' to the rest:

Output = 
$$m_1 + m_3 + m_5 + m_6$$

```
From slide 34 (4:1 mux)

Expressing
I_0 \cdot (S_1' \cdot S_0') + I_1 \cdot (S_1' \cdot S_0) + I_2 \cdot (S_1 \cdot S_0') + I_3 \cdot (S_1 \cdot S_0)
in minterms notation, it is equal to
I_0 \cdot m_0 + I_1 \cdot m_1 + I_2 \cdot m_2 + I_3 \cdot m_3
```

## 5. Multiplexers: Implementing Functions (3/3)


Example: Use a 74151A to implement

$$f(x_1,x_2,x_3) = \Sigma m(0,2,3,5)$$

i	C	B	A		Y
7	$x_1$	<i>x</i> <sub>2</sub>	$x_{3}$	f	
0	0	0	()	1	$D_0 = 1$
1	0	0	1	0	$D_1 = 0$
	0	1	()	1	$D_2 = 1$
2 3 4 5 6 7	0	1	1	1	$D_3 = 1$
4	1	0	()	0	$D_4 = 0$
5	1	0	i	ı	$D_5 = 1$
6	1	ı	0	()	$D_6 = 0$
7	1	1	1	()	$D_7 = 0$

Realization of  $f(x_1, x_2, x_3) = \sum m(0, 2, 3, 5)$ .

- (a) Truth table.
- (b) Implementation with 74151A.



### 5. Using Smaller Multiplexers (1/6)

- Earlier, we saw how a 2<sup>n</sup>-to-1 multiplexer can be used to implement a Boolean function of *n* (input) variables.
- However, we can use a <u>single</u> smaller 2<sup>(n-1)</sup>-to-1 multiplexer to implement a Boolean function of n (input) variables.
- Example: The function


$$F(A,B,C) = \Sigma m(1,3,5,6)$$

can be implemented using a 4-to-1 multiplexer (rather than an 8-to-1 multiplexer).

### 5. Using Smaller Multiplexers (2/6)

Let's look at this example:

$$F(A,B,C) = \sum m(0,1,3,6) = A' \cdot B' \cdot C' + A' \cdot B' \cdot C + A' \cdot B \cdot C + A \cdot B \cdot C'$$



Note: Two of the variables, A and B, are applied as selection lines of the multiplexer, while the inputs of the multiplexer contain 1, C, 0 and C'.

### 5. Using Smaller Multiplexers (3/6)

- Procedure
  - 1. Express Boolean function in sum-of-minterms form.

Example:  $F(A,B,C) = \sum_{i=1}^{n} m(0,1,3,6)$ 


2. Reserve one variable (in our example, we take the least significant one) for input lines of multiplexer, and use the rest for selection lines.

Example: C is for input lines; A and B for selection lines.

## 5. Using Smaller Multiplexers (4/6)


3. Draw the truth table for function, by grouping inputs by selection line values, then determine multiplexer inputs by comparing input line (C) and function (F) for corresponding selection line values.

А	В	С	F	MUX input
0	0	0	1	1
0	0	1	1	•
0	1	0	0	C
0	1	1	1	)
1	0	0	0	0
1	0	1	0	•
1	1	0	1	C'
1	1	1	0	



### 5. Using Smaller Multiplexers (5/6)

• Alternative: What if we use A for input lines, and B, C for selector lines?




### 5. Using Smaller Multiplexers (6/6)


Example: Implement the function below with 74151A:

$$f(x_1,x_2,x_3,x_4) = \sum m(0,1,2,3,4,9,13,14,15)$$

	c	В	A	EX.			Y			
i	$X_1$	$X_2$	<i>X</i> <sub>3</sub>	X4	ſ	f				
0	0	0	0	0	1					
	0	_0	0	ı	1	1	$D_0 = 1$			
1	0	0	1	0	l i					
00	0	0	1	1	1	1	$D_1 = 1$			
2	0	1	0	0	1					
29	0	1	0	1	0	$\bar{X}_{4}$	$D_2 = \overline{X}_4$			
3	0	1	l	0	0	(8)				
	0	1	1	1	0	0	$D_3 = 0$			
4	1	0	0	0	0					
	1	0	0	1	1	$X_4$	$D_4 = X_4$			
5	1	0	1	0	0					
	1	0	i	1	0	0	$D_5 = 0$			
6	1	ī	0	0	0					
95	1	1	0	L	I	$X_4$	$D_6 = X_4$			
7	1	i	1	0	.1					
	1	ı	1	1	1	1	$D_7 = 1$			
	(a)									




## **Peeking Ahead**




# QNA QUERIES (PAST SEMESTER'S)


For tutorial 7 q1 why is the 2nd input 0 and E why it cannot be D and E?



#### Can you go through tutorial 7 q2?

Q2(a) EFGH = (ABCD+1)/2






#### Can you go through tutorial 7 q2?


Q2(a) EFGH = (ABCD+1)/2


A	В	C	D	E	F	G	Н
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	0	1
0	0	1	1	0	0	1	0
0	1	0	0	0	0	1	0
0	1	0	1	0	0	1	1
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	0
1	0	0	1	0	1	0	1
1	0	1	0	0	1	0	1
1	0	1	1	0	1	1	0
1	1	0	0	0	1	1	0
1	1	0	1	0	1	1	1
1	1	1	0	0	1	1	1
1	1	1	1	1	0	0	0



#### Can you go through tutorial 7 q2?

#### Q2(b) 4221-to-8421 decimal code converter





Aaron Tan, NUS Recitation 9 58

# PAST YEARS' QUESTIONS

**MSI** Components

#### Past years' exam questions

- AY2016/17 Sem2 Q2
- AY2017/18 Sem2 Q3(a)(b)(c)
- AY2018/19 Sem2 Q5(c)
- AY2019/20 Sem2 Q5(a)(b)

### **Assumption**

Logical constants 0 and 1 are available, but not complemented literals.


## AY2016/17 Sem2 Q2(a)

#### 2. [10 marks]

a. Given the following Boolean function:

$$F(A,B,C,D) = \Sigma m(1, 4, 5, 6, 7, 13)$$

You are to implement F using a single **2-bit magnitude comparator** with <u>no additional logic gates</u>. Note that complemented literals are not available. [5 marks]



Observe that

$$F = AC < BD$$

Other answers possible.


ĺ	Α	В		С	D	F
ı	0	0		0	0	0
ı		0 0 1 1 1 1 0 0 0	Ī	0	0 1 0 1 0 1 0 1	1
ı	<ul><li>0</li><li>0</li><li>0</li><li>0</li><li>0</li><li>0</li><li>1</li></ul>	0		1	0	0
ı	0	0		1 0 0 1 1 0 0	1	0
ı	0	1		0	0	1
ı	0	1		0	1	1
ı	0	1		1	0	1
	0	1		1	1	1
ı	1	0		0	0	0
	1	0		0	1	0
ı	1	0		1	0	0
ı	1	0		1	0	0
ı	1	1		0	0	0
	1	1		0 0 1	0	1
١	1	1			0	0
	1	1		1	1	0
	1	1		1	1	0

## AY2016/17 Sem2 Q2(b)

b. Given the following Boolean function:

$$G(A,B,C,D) = \Sigma m(2, 11)$$

You are to implement G using a single **2×4 decoder** with one-enable and active high outputs, and one 2-input exclusive-OR gate. Note that complemented literals are not available. [5 marks]



#### Observe that

$$G(A,B,C,D) = \sum m(2, 11)$$


$$= A' \cdot B' \cdot C \cdot D' + A \cdot B' \cdot C \cdot D$$

$$= C \cdot ((A' \cdot D' + A \cdot D) \cdot B')$$

$$= C \cdot ((A \oplus D)' \cdot B')$$

## AY2017/18 Sem2 Q3(a)

- 3. [20 marks]
- (a) Given the following circuit, what is F?




[4 marks]

Α	В	F
0	0	0
0	1	0
1	0	1
1	1	1

$$F = A$$

## AY2017/18 Sem2 Q3(b)


(b) Given  $G(A,B,C,D) = \Pi M(1, 2, 6, 8, 9, 11, 13)$ , implement G using a single 8:1 multiplexer without any additional logic gates. Complemented literals are not available. [4 marks]



Α	В	С	D	F
0	0	0	0	1
0	0	0 0 1	1	0
0	0	1	0	0
0	0	1	0 1 0 1	1
0		0	0	0 0 1 1 1
0 0 0 0 0 0 0	1	0 0 1 1 0 0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1 0 0 1 0
1	0 0 1 1	0	0 1 0 1 0 1 0 1 0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

## AY2017/18 Sem2 Q3(c)

(c) Given H(A,B,C,D) = Σm(12, 13), implement H using a single 2×4 active high output decoder with 1-enable, without any additional logic gates. Complemented literals are not available.
[4 marks]



$$H(A,B,C,D) = \sum m(12, 13)$$

$$= A \cdot B \cdot C' \cdot D' + A \cdot B \cdot C' \cdot D$$

$$= A \cdot (B \cdot C' \cdot D' + B \cdot C' \cdot D)$$

$$= A \cdot (B \cdot C')$$


Other alternative answers possible.

Aaron Tan, NUS Recitation 9

## AY2018/19 Sem2 Q5(c)

(c) Assuming that the 8-bit input <u>ABCDEFGH</u> is an unsigned binary number. Let Q(A,B,C,D,E,F,G,H) be a Boolean function that returns 1 if <u>ABCDEFGH</u> is a multiple of 17 (eg: 0, 17, 34, 51, etc.), or returns 0 otherwise.

Given a parallel adder, a magnitude comparator, a decoder, an encoder, and a demultiplexer, implement Q using only <u>ONE</u> of these devices, <u>without any additional logic gates</u>. Your device should be the smallest possible (for example, if an 8-bit parallel adder is sufficient, you should not use a 16-bit parallel adder). [4 marks]



$$0_{10} = 0000 \ 0000_2$$
 $17_{10} = 0001 \ 0001_2$ 
 $34_{10} = 0010 \ 0010_2$ 
 $51_{10} = 0011 \ 0011_2$ 
 $68_{10} = 0100 \ 0100_2$ 
 $85_{10} = 0101 \ 0101_2$ 
:
 $255_{10} = 1111 \ 1111_2$ 

## AY2019/20 Sem2 Q5(a)

#### [12 marks]


For the parts below, you are to assume that logical constants 0 and 1 are available but complemented literals are not available.

- (a) A device NonZero takes in a 3-bit unsigned number ABC. Its output, N, is 0 if the value represented by ABC is 0, or 1 if the value represented by ABC is not zero.
  - (i) Write the simplified SOP expression for N.

[2 marks]

 (ii) Implement N using the following single 2x4 decoder with zero-enable and negated outputs, with no other logic gates and devices.
 [4 marks]


Α	В	С	N
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



$$N = A + B + C$$

## AY2019/20 Sem2 Q5(b)

(b) The circuit below uses a 2-bit magnitude comparator, a 4:1 multiplexer and a 1:4 demultiplexer. Inputs are A, B, C, D and outputs are P, Q, R, S. Write the simplified SOP expressions for P, Q and R. [6 marks]



AB	CD	AB <cd< th=""><th>AB&gt;CD</th><th>(MUX) S<sub>1</sub>S<sub>0</sub></th><th>(DEMUX) <math display="block">S_1S_0</math></th><th>PQRS</th><th>PQRS</th></cd<>	AB>CD	(MUX) S <sub>1</sub> S <sub>0</sub>	(DEMUX) $S_1S_0$	PQRS	PQRS
00	00	0	0	00	00	A000	0000
00	01	1	0	10	01	0C00	0000
00	10	1	0	10	01	0C00	0100
00	11	1	0	10	01	0C00	0100
01	00	0	1	01	10	00B0	0010
01	01	0	0	00	00	A000	0000
01	10	1	0	10	01	0C00	0100
01	11	1	0	10	01	0C00	0100
10	00	0	1	01	10	00B0	0000
10	01	0	1	01	10	00B0	0000
10	10	0	0	00	00	A000	1000
10	11	1	0	10	01	0C00	0100
11	00	0	1	01	10	00B0	0010
11	01	0	1	01	10	00B0	0010
11	10	0	1	01	10	00B0	0010
11	11	0	0	00	00	A000	1000


# QUIZ

#### 21. MSI Components Quiz

### Question 1

#### Question 1 1 pts


The following circuit implements a function F(A, B, C, D). What minterms does it produce? This decoder has an active high Enable line, and active high outputs.




- O m1, m6, m7
- O m3, m5, m15
- O m5, m14, m15
- O m3, m13, m15

	Α	В	С	D	F
ts	0	0	0	0	0
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	0
	0	1	0	0	0
	0	1	0	1	1
	0	1	1	0	0
	0	1	1	1	0
	1	0	0	0	0
	1	0	0	1	0
_	1	0	1	0	0
	1	0	1	1	0
	1	1	0	0	0
	1	1	0	1	0
	1	1	1	0	1
	1	1	1	1	1

### Question 2



We see a circuit for G(A, B, C). What minterms does this circuit produce? Note that this is a common way of drawing multiplexors, instead of the rectangles used in the lectures.



		$\cap$	$\cap$
D		U	U

$$BC = 01$$

$$BC = 10$$

$$BC = 11$$

|--|

0	0	1	0

1	0	0	0

I [0 1]	
---------	--

○ m2, m3, m5, m7

Aaron Tan, NUS Recitation 8 71

# NEXT WEEK-THIS THURSDAY

#### Sequential Circuits

Online recitation on 27 March 2025, Thursday, 4pm

Zoom link on Canvas > Zoom

#### Past years' exam questions:

- AY2015/16 Sem1 Q7
- AY2020/21 Sem2 Q12

## End of File