

Jade Jwa

04/14/21

EE 371

Lab 1 Report

Procedure

This lab required us to create a parking lot system that uses two sensors to detect if a car is entering or exiting into a parking lot, and subsequently displaying the number of cars currently in the parking lot onto the FPGA board. There are two sensors, a and b, to help keep track of whether the car is entering or exiting; and these sensors are connected to the LEDs' so that the LEDs' light up whenever the car is passing through a certain sensor. The occupancy of the parking lot is 25 cars, and the system also shows different messages when the parking lot is empty, when the parking lot is full, but otherwise displays the number of cars in the parking lot. In order to implement this said system, I divided up the work for the parking lot into four modules: the DE1_SoC, the counter, the FSM, and the display.

Task 1: Parking Lot Occupancy Counter

I created four modules to create the counter: the DE1_SoC, the Counter, the FSM, and the Display.

The FSM module is used to determine what state the car is in. It takes in the signals of the a and b sensors and brings it together to determine whether or not the car is leaving, entering, or just wandering around the parking lot. It then subsequently returns if the number of cars should be incremented or decremented and returns those values into enter and exit outputs.




Figure 1. State Diagram of the FSM Module

Figure I shows the state diagram that I used to implement the FSM module. The FSM module requires 7 states; it requires a neutral state at which the car is neither entering nor exiting, and three states for entering and exiting each. The three states are determined upon the LED signals that was inputted – one where only a is triggered, one where only b is triggered, and one where both a and b are triggered. However, both enter and exit need its own states for same input signals because the system needs to differentiate if the car is in the process of entering or in the process of exiting.

After the FSM module, the counter module is used to then determine how many cars are currently at the parking lot. The counter module keeps track of how many cars are in the parking lot by taking in input signals increment and decrement that were delivered from the enter and exit outputs of the FSM module. If it receives a signal to increment, then it increases the number of cars in the parking lot by one, and when it receives a signal to decrement, it decreases the number of cars in the parking lot by one. It then returns the final number of cars in the parking lot in an output called num.

Finally, the display module is the one that puts the number of cars in the parking lot into the HEXs. It uses 7-bit input to correctly display the number of cars if the parking lot is not empty nor full, and the word “empty” when it is unoccupied, and the word “FULL” when there are 25 cars in the parking lot.




Figure 2.The Block Diagram of the Parking Lot Counter

Above represents the block diagram of the entire system.

Results

After each module was created, I tested to make sure that all parts of the systems are working correctly by running ModelSim tests.




Figure 3. The ModelSim of the FSM Module

Figure 3 is the ModelSim graph of the FSM module. I tested that when the a and b signals are inputted in the correct enter and exit orders, the outputted enter or exit signals are correct.




Figure 4. The ModelSim of the Counter Module

Figure 4 is the ModelSim graph of the Counter module. I tested that incrementing 40 times and decrementing 40 times both return correct results of the number of cars in the system. I tested 40

times to make sure that in edge cases of the parking lot being empty and the parking lot being full, the module still works as intended.




Figure 5. The ModelSim of the Display Module

Figure 5 is the ModelSim result of the Display module. Here, I tested that all numbers are displaying correctly onto the HEXs and I was able to check that it indeed does display correctly.

Appendix: SystemVerilog Code

1) DE1_SoC

```
1 //DE1_SoC module for Lab 1.
2 //Takes in inputs CLOCK_50 and GPIO_0 then returns HEX0 to HEX5.
3 //GPIO_0 will be used to signal the movements of the car, which then
4 //can be interpreted to if a car has entered or exited the parking lot.
5 //The HEX's will display the current state of the parking lot,
6 //the number of cars in it, or if it's full or empty.
7 module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, GPIO_0);
8
9     input logic CLOCK_50; //50MHz clock
10    output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
11
12    inout wire [33:0] GPIO_0;
13
14    //Assigns the input signals to LEDs so that the LEDs will light
15    //up whenever the sensor is triggered.
16    assign GPIO_0[26] = GPIO_0[6]; //Represents sensor a
17    assign GPIO_0[27] = GPIO_0[7]; //Represents sensor b
18
19    // Generate clk off of CLOCK_50.
20    logic [31:0] clk;
21
22    logic reset;
23    assign reset = GPIO_0[5]; // Assigns GPIO_0[5] as the reset signal
24
25    logic enter, exit;
26    logic [4:0] num;
27
28    //counter counts how many cars will be in the parking lot using increments / decrements
29    counter co (.clk(CLOCK_50), .reset, .inc(enter), .dec(exit), .num);
30    //FSM will determine if a car has fully entered/ exited
31    FSM fs (.clk(CLOCK_50), .reset, .a(GPIO_0[6]), .b(GPIO_0[7]), .enter, .exit);
32    //Display will display the result in the HEX's.
33    display dis (.clk(CLOCK_50), .num, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0);
34
35 endmodule
36
37
38 //Testbench for DE1_SoC
39 module DE1_SoC_testbench();
40
41     logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
42     logic [33:0] GPIO_0;
43     logic reset, clk;
44
45     DE1_SoC dut (.CLOCK_50(clk), .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .GPIO_0);
46
47     //setting up the clk
48     parameter CLOCK_PERIOD = 100;
49     initial clk = 1;
50     always begin
51         #(CLOCK_PERIOD / 2);
52         clk = ~clk;
53     end
54
55     integer i;
56     initial begin
57         GPIO_0[5] <= 1; @(posedge clk);
58         GPIO_0[5] <= 0; @(posedge clk); //resetting
59
60         //entering 26 cars
61         for(i = 0; i < 26; i++) begin
62             GPIO_0[6] = 1'b0; GPIO_0[7] = 1'b0; @(posedge clk);
63             GPIO_0[6] = 1'b1; GPIO_0[7] = 1'b0; @(posedge clk);
64             GPIO_0[6] = 1'b1; GPIO_0[7] = 1'b1; @(posedge clk);
65             GPIO_0[6] = 1'b0; GPIO_0[7] = 1'b1; @(posedge clk);
66             GPIO_0[6] = 1'b0; GPIO_0[7] = 1'b0; @(posedge clk);
67         end
68
69         //exiting 26 cars
70         for(i = 0; i < 26; i++) begin
71             GPIO_0[7] = 1'b0; GPIO_0[6] = 1'b0; @(posedge clk);
72             GPIO_0[7] = 1'b0; GPIO_0[6] = 1'b1; @(posedge clk);
73             GPIO_0[7] = 1'b1; GPIO_0[6] = 1'b1; @(posedge clk);
74             GPIO_0[7] = 1'b1; GPIO_0[6] = 1'b0; @(posedge clk);
75         end
76     end
77 end
```

```
75         GPIO_0[7] = 1'b0; GPIO_0[6] = 1'b0; @(posedge clk);
76     end
77     $stop;
78 end
79
80 endmodule
81
```

2) FSM

```
1 //This module creates an FSM for the parking lot.
2 //Takes in inputs clk, reset, a, and b and outputs enter and exit.
3 //By looking at the sensor's blockage, which is represented by a & b,
4 //and looking at which direction the sensor is being blocked / unblocked,
5 //determines if the car is entering and exiting and returns the value.
6 module FSM(clk, reset, a, b, enter, exit);
7
8     input logic a, b, reset, clk;
9     output logic enter, exit;
10
11     // 7 states; 1 neutral state and 3 each for exit / enter.
12     // Naming is based on the signal it gets, and the "r" stands for reverse direction.
13     enum{S00, S10, S11, S01, S01_r, S11_r, S10_r} ps, ns; //present state, next state
14
15     //next state logic for enter & exit
16     //depending on the a & b value, determines which direction the car is moving towards.
17     always_comb begin
18         case (ps)
19             S00 : begin //initial state
20                 if (a & ~b) ns = S10; //initializing path to enter
21                 else if (~a & b) ns = S01_r; //initializing path to exit
22                 else ns = S00;
23             end
24             S10 : begin
25                 if (a & b) ns = S11; //entering more
26                 else if (~a & ~b) ns = S00; //backing out
27                 else ns = S10;
28             end
29             S11 : begin
30                 if (~a & b) ns = S01; //entering more
31                 else if (a & ~b) ns = S10; //backing out
32                 else ns = S11;
33             end
34             S01 : begin
35                 if (~a & ~b) begin //entering more
36                     ns = S00; //fully entered
37                 end
38                 else if (a & b) ns = S11; //backing out
39                 else ns = S01;
40             end
41             S01_r:begin
42                 if (a & b) ns = S11_r; //exiting more
43                 else if (~a & ~b) ns = S00; //backing
44                 else ns = S01_r;
45             end
46             S11_r:begin
47                 if (a & ~b) ns = S10_r; //exiting more
48                 else if (~a & b) ns = S01_r; //backing
49                 else ns = S11_r;
50             end
51             S10_r:begin
52                 if (~a & ~b) begin //exiting
53                     ns = S00; //fully exited
54                 end
55                 else if (a & b) ns = S11_r; //backing
56                 else ns = S10_r;
57             end
58         endcase
59     end
60
61     //if at one state before entering & fits requirements to go one more step, enter
62     assign enter = (ps == S01) && (~a & ~b);
63     //if at one state before exiting & fits requirements to go one more step, exit
64     assign exit = (ps == S10_r) && (~a & ~b);
65
66     //sequential logic (DFFs)
67     always_ff @(posedge clk) begin
68         if (reset)
69             ps <= S00;
70         else
71             ps <= ns;
72         end
73
74 endmodule
75
```

```

76 //Testbench for FSM
77 module FSM_testbench();
78     logic clk, reset, a, b;
79     logic enter, exit;
80
81     FSM dut (.clk, .reset, .a, .b, .enter, .exit);
82
83     //setting up the clock
84     parameter CLOCK_PERIOD=100;
85     initial begin
86         clk <= 0;
87         forever #(CLOCK_PERIOD/2) clk <= ~clk;
88     end
89
90     integer i;
91     integer j;
92     initial begin
93         reset <= 1; @(posedge clk);
94         reset <= 0; @(posedge clk);
95         //complete enter cycle
96         for (i = 0; i < 5; i++) begin
97             a <= 0; b <= 0; @(posedge clk);
98             a <= 1; b <= 0; @(posedge clk);
99             a <= 1; b <= 1; @(posedge clk);
100            a <= 0; b <= 1; @(posedge clk);
101            a <= 0; b <= 0; @(posedge clk);
102        end
103        //complete exit cycle
104        reset <= 1; @(posedge clk);
105        reset <= 0; @(posedge clk);
106        for (j = 0; j < 5; j++) begin
107            a <= 0; b <= 0; @(posedge clk);
108            a <= 0; b <= 1; @(posedge clk);
109            a <= 1; b <= 1; @(posedge clk);
110            a <= 1; b <= 0; @(posedge clk);
111            a <= 0; b <= 0; @(posedge clk);
112        end
113
114        reset <= 1; @(posedge clk);
115        reset <= 0; @(posedge clk);
116        //testing some random backing outs
117        a <= 0; b <= 0; @(posedge clk);
118        a <= 0; b <= 1; @(posedge clk);
119        a <= 0; b <= 0; @(posedge clk);
120        a <= 0; b <= 1; @(posedge clk);
121        a <= 1; b <= 1; @(posedge clk);
122        a <= 1; b <= 0; @(posedge clk);
123        a <= 1; b <= 1; @(posedge clk);
124        a <= 0; b <= 1; @(posedge clk);
125        a <= 0; b <= 0; @(posedge clk);
126
127        $stop;
128    end
129 endmodule
130

```


3) Counter

```
1 //This module creates a counter that counts the new num.
2 //Takes in inputs clk, reset, inc(rement), and
3 //dec(rement) and returns output num.
4 //This module takes in inc and dec, an 1-bit value, to determine if
5 //the number should be incremented or decremented or neither and
6 //returns the final num value depending on inc and dec values
7 module counter (clk, reset, inc, dec, num);
8
9     input logic clk, reset, inc, dec;
10    output logic [4:0] num; //5-bits
11
12    //always_ff block that increments / decrements num appropriately
13    always_ff @(posedge clk) begin
14        if (reset) //if reset, num should be 0.
15            num <= 5'b00000;
16        else if (inc & ~dec & num < 5'b11001) //in case of increment
17            num <= num + 1'b1; //increment by 1
18        else if (~inc & dec & num > 5'b00000) //in case of decrement
19            num <= num - 1'b1; //decrement by 1
20        else //neither inc nor dec
21            num <= num; //stays the same
22    end
23 endmodule
24
25 //Testbench of counter module
26 module counter_testbench();
27     logic clk, reset, inc, dec;
28     logic [4:0] num;
29
30     counter dut (.clk, .reset, .inc, .dec, .num);
31
32     //setting up clock
33     parameter CLOCK_PERIOD=100;
34     initial begin
35         clk <= 0;
36         forever #(CLOCK_PERIOD/2) clk <= ~clk;
37     end
38
39     //some test cases
40     initial begin
41         reset <= 1; @(posedge clk);
42         reset <= 0; //resetting
43
44         inc <= 1; dec <= 0; repeat(40) @(posedge clk); //incrementing 40 times
45
46         reset <= 1; @(posedge clk);
47         reset <= 0; //reset
48
49         inc <= 0; dec <= 1; repeat(40) @(posedge clk); //dec 40 times
50
51         reset <= 1; @(posedge clk);
52         reset <= 0; //reset
53
54         inc <= 1; dec <= 1; @(posedge clk); //case: both inc & dec
55         inc <= 0; dec <= 0; @(posedge clk); //case: neither inc & dec
56
57         $stop;
58     end
59 endmodule
60
```

4) Display

```
1 // This module takes in inputs num and clk, and then displays
2 // outputs in 7-bit logics, HEX5 ~ HEX0.
3 // If num is greater than 25, HEX's will show "FULL." If between
4 // 0 and 25, it will display the number in numerals in HEX1 & 0.
5 // If 0, it will display "EMPTY0" in HEX5 - 1.
6 // This is a function built to display the output of the counter
7 // function.
8 module display (clk, num, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
9   input logic clk;
10  input logic [4:0] num;
11  output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
12
13  // Combinational logic that displays appropriate HEX outputs
14  // depending on the num input.
15  always_comb begin
16    // Specifies output "empty" for 0, "full" for 25, and all
17    // other numbers in between are set to nothing.
18    // Determining the ones digit of the output -
19    // displaying ones digit in HEX0 by using the % logic.
20    case (num % 10)
21      default: HEX0 = 7'b1000000; //0
22      1: HEX0 = 7'b1111001; //1
23      2: HEX0 = 7'b0100100; //2
24      3: HEX0 = 7'b0110000; //3
25      4: HEX0 = 7'b0011001; //4
26      5: HEX0 = 7'b0010010; //5
27      6: HEX0 = 7'b0000011; //6
28      7: HEX0 = 7'b1111000; //7
29      8: HEX0 = 7'b0000000; //8
30      9: HEX0 = 7'b0011000; //9
31    endcase
32
33    // Determining the tens digit of the output -
34    // displaying the tens digit in HEX1 by determining the tens
35    // digit by dividing num by 10.
36    case (num / 10)
37      default: HEX1 = 7'b1000000; //default is 0
38      1: HEX1 = 7'b1111001; //10's
39      2: HEX1 = 7'b0100100; //20's
40    endcase
41
42    case (num)
43      0: begin // "Empty"
44          HEX5 = 7'b0000110;
45          HEX4 = 7'b1101010;
46          HEX3 = 7'b0001100;
47          HEX2 = 7'b0000111;
48          HEX1 = 7'b0010001;
49        end
50      25: begin // "FULL"
51          HEX5 = 7'b0001110;
52          HEX4 = 7'b1000001;
53          HEX3 = 7'b1000111;
54          HEX2 = 7'b1000111;
55        end
56      default: begin // Not 0 or 25 cases don't have outputs for now
57          HEX5 = 7'b1111111;
58          HEX4 = 7'b1111111;
59          HEX3 = 7'b1111111;
60          HEX2 = 7'b1111111;
61        end
62    endcase
63  end
64
65 endmodule
66
```

```

67 // Testbench of the display module described above.
68 // Since it is a testbench, inputs and outputs are same as above
69 module display_testbench();
70     logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
71     logic [4:0] num;
72     logic clk;
73
74     display dut (.clk, .num, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0);
75
76     //Setting up clock
77     parameter CLOCK_PERIOD=100;
78     initial begin
79         clk <= 0;
80         forever #(CLOCK_PERIOD/2) clk <= ~clk;
81     end
82
83     integer i = 0;
84     // Testing every single scenario
85     initial begin
86         for (i = 0; i < 27; i++) begin
87             num <= i; @(posedge clk);
88         end
89
90         $stop;
91     end
92 endmodule

```