Jade Jwa

04/14/21

EE 371

Lab 1 Report

Procedure

This lab required us to create a parking lot system that uses two sensors to detect if a car is entering or exiting into a parking lot, and subsequently displaying the number of cars currently in the parking lot onto the FPGA board. There are two sensors, a and b, to help keep track of whether the car is entering or exiting; and these sensors are connected to the LEDs' so that the LEDs' light up whenever the car is passing through a certain sensor. The occupancy of the parking lot is 25 cars, and the system also shows different messages when the parking lot is empty, when the parking lot is full, but otherwise displays the number of cars in the parking lot. In order to implement this said system, I divided up the work for the parking lot into four modules: the DE1_SoC, the counter, the FSM, and the display.

Task 1: Parking Lot Occupancy Counter

I created four modules to create the counter: the DE1_SoC, the Counter, the FSM, and the Display.

The FSM module is used to determine what state the car is in. It takes in the signals of the a and b sensors and brings it together to determine whether or not the car is leaving, entering, or just wandering around the parking lot. It then subsequently returns if the number of cars should be incremented or decremented and returns those values into enter and exit outputs.




Figure 1. State Diagram of the FSM Module

Figure I shows the state diagram that I used to implement the FSM module. The FSM module requires 7 states; it requires a neutral state at which the car is neither entering nor exiting, and three states for entering and exiting each. The three states are determined upon the LED signals that was inputted – one where only a is triggered, one where only b is triggered, and one where both a and b are triggered. However, both enter and exit need its own states for same input signals because the system needs to differentiate if the car is in the process of entering or in the process of exiting.

After the FSM module, the counter module is used to then determine how many cars are currently at the parking lot. The counter module keeps track of how many cars are in the parking lot by taking in input signals increment and decrement that were delivered from the enter and exit outputs of the FSM module. If it receives a signal to increment, then it increases the number of cars in the parking lot by one, and when it receives a signal to decrement, it decreases the number of cars in the parking lot by one. It then returns the final number of cars in the parking lot in an output called num.

Finally, the display module is the one that puts the number of cars in the parking lot into the HEXs. It uses 7-bit input to correctly display the number of cars if the parking lot is not empty nor full, and the word "empty" when it is unoccupied, and the word "FULL" when there are 25 cars in the parking lot.




Figure 2.The Block Diagram of the Parking Lot Counter

Above represents the block diagram of the entire system.

Results

After each module was created, I tested to make sure that all parts of the systems are working correctly by running ModelSim tests.




Figure 3. The ModelSim of the FSM Module

Figure 3 is the ModelSim graph of the FSM module. I tested that when the a and b signals are inputted in the correct enter and exit orders, the outputted enter or exit signals are correct.




Figure 4. The ModelSim of the Counter Module

Figure 4 is the ModelSim graph of the Counter module. I tested that incrementing 40 times and decrementing 40 times both return correct results of the number of cars in the system. I tested 40

times to make sure that in edge cases of the parking lot being empty and the parking lot being full, the module still works as intended.




Figure 5. The ModelSim of the Display Module

Figure 5 is the ModelSim result of the Display module. Here, I tested that all numbers are displaying correctly onto the HEXs and I was able to check that it indeed does display correctly.

Appendix: SystemVerilog Code

1) DE1 SoC

```
//DE1_SoC module for Lab 1.
            //Takes in inputs CLOCK_50 and GPIO_0 then returns HEX0 to HEX5.
           //Takes in inputs CLOCK_30 and GPIO_0 then returns have to hexs.

//GPIO_0 will be used to signal the movements of the car, which then

//can be interpreted to if a car has entered or exited the parking lot.

//The HEX's wil display the current state of the parking lot,

//the number of cars in it, or if it's full or empty.

module DE1_SOC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, GPIO_0);
  7
8
9
10
                   input logic CLOCK_50; //50MHz clock
output logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
11
12
13
                   inout wire [33:0] GPIO_0;
14
15
                  //Assigns the input signals to LEDs so that the LEDs will light //up whenever the sensor is triggered. assign GPIO_0[26] = GPIO_0[6]; //Represents sensor a assign GPIO_0[27] = GPIO_0[7]; //Represents sensor b
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                   // Generate clk off of CLOCK_50.
logic [31:0] clk;
                   logic reset;
                   assign reset = GPIO_0[5]; // Assigns GPIO_0[5] as the reset signal
                   logic enter, exit;
logic [4:0] num;
                   //counter counts how many cars will be in the parking lot using increments / decrements
                  //counter counter counter for many cars will be in the parking for using increments / counter co (.clk(CLOCK_50), .reset, .inc(enter), .dec(exit), .num); //FSM will determine if a car has fully entered/ exited FSM fs (.clk(CLOCK_50), .reset, .a(GPIO_0[6]), .b(GPIO_0[7]), .enter, .exit); //Display will display the result in the HEX's.
31
32
33
                   display dis (.clk(CLOCK_50), .num, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0);
34
35
           endmodule
36
37
38
            //Testbench for DE1_SoC
39
            module DE1_SoC_testbench();
40
                   logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
logic [33:0] GPIO_0;
logic reset, clk;
41
42
43
44
45
                   DE1_SOC dut (.CLOCK_50(c1k), .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .GPIO_0);
46
47
                   //setting up the clk
parameter CLOCK_PERIOD = 100;
initial clk = 1;
48
49
                   always begin
#(CLOCK_PERIOD / 2);
50
51
52
53
54
                          c1k = -c1k:
                  integer i;
initial begin
GPIO_0[5] <= 1; @(posedge clk);
GPIO_0[5] <= 0; @(posedge clk); //resetting</pre>
55
56
57
58
59
                   //entering 26 cars
for(i = 0; i < 26; i++) begin
   GPIO_0[6] = 1'b0; GPIO_0[7] = 1'b0; @(posedge clk);
   GPIO_0[6] = 1'b1; GPIO_0[7] = 1'b0; @(posedge clk);
   GPIO_0[6] = 1'b1; GPIO_0[7] = 1'b1; @(posedge clk);
   GPIO_0[6] = 1'b0; GPIO_0[7] = 1'b1; @(posedge clk);
   GPIO_0[6] = 1'b0; GPIO_0[7] = 1'b1; @(posedge clk);
   GPIO_0[6] = 1'b0; GPIO_0[7] = 1'b0; @(posedge clk);
60
61
62
63
64
65
66
67
68
                  //exiting 26 cars
for(i = 0; i < 26; i++) begin
   GPIO_0[7] = 1'b0;   GPIO_0[6] = 1'b0;   @(posedge clk);
   GPIO_0[7] = 1'b0;   GPIO_0[6] = 1'b1;   @(posedge clk);
   GPIO_0[7] = 1'b1;   GPIO_0[6] = 1'b1;   @(posedge clk);
   GPIO_0[7] = 1'b1;   GPIO_0[6] = 1'b0;   @(posedge clk);
69
70
71
72
73
74
```

```
//This module creates an FSM for the parking lot.
        //Takes in inputs clk, reset, a, and b and outputs enter and exit.

//By looking at the sensor's blockage, which is represented by a & b,

//and looking at which direction the sensor is being blocked / unblocked,

//determines if the car is entering and exiting and returns the value.
 3
 6
         module FSM(clk, reset, a, b, enter, exit);
              input logic a, b, reset, clk;
              output logic enter, exit;
10
              // 7 states; 1 neutral state and 3 each for exit / enter. // Naming is based on the signal it gets, and the "r" stands for reverse direction. enum\{500, 510, 511, 501, 501_r, 511_r, 510_r\} ps, ns; //present state, next state
11
12
13
              //next state logic for enter & exit
//depending on the a & b value, determines which direction the car is moving towards.
always_comb begin
    case (ps)
14
15
17
      19
                         SOO : begin //initial state
      if (a & ~b) ns = S10; //initializing path to enter else if (~a & b) ns = S01_r; //initializing path to exit
21
22
23
24
                                    else ns = S00;
                                    end
                         S10 : begin
25
26
                                    if (a & b) ns = S11; //entering more
else if (~a & ~b) ns = S00; //backing out
27
                                    else ns = S10;
28
                                    end
                         S11 : begin
29
                                    if (~a & b) ns = S01; //entering more
else if (a & ~b) ns = S10; //backing out
else ns = S11;
30
31
32
33
                                    end
34
35
                         S01 : begin
      if (~a & ~b) begin //entering more
   ns = S00; //fully entered
      36
37
                                         end
                                    else if (a & b) ns = S11; //backing out
38
```

```
else ns = S01:
40
                             end
41
42
                    S01_r:begin
                             if (a & b) ns = S11_r; //exiting more else if (~a & ~b) ns = S00; //backing else ns = S01_r;
43
44
45
                             end
46
                    S11_r:begin

if (a & ~b) ns = S10_r; //exiting more

else if (~a & b) ns = S01_r; //backing
     47
48
49
                             else ns = S11_r;
50
                             end
51
                    S10_r:begin
52
                             if (~a & ~b) begin //exiting
  ns = S00; //fully exited
53
54
                             end
55
                             else if (a & b) ns = S11_r; //backing
56
                             else ns = $10_r;
57
                             end
                endcase
59
           end
61
            //if at one state before entering & fits requirements to go one more step, enter
           assign enter = (ps == S01) && (\sima & \simb);

//if at one state before exiting & fits requirements to go one more step, exit

assign exit = (ps == S10_r) && (\sima & \simb);
62
63
64
65
66
            //sequential logic (DFFs)
           always_ff @(posedge clk) begin
if (reset)
67
     68
69
                    ps <= S00;
70
                else
71
72
                    ps <= ns;
           end
73
       endmodule
```

```
76
77
                   //Testbench for FSM
                  module FSM_testbench();
    78
79
                           logic clk, reset, a, b;
                           logic enter, exit;
    80
                           FSM dut (.clk, .reset, .a, .b, .enter, .exit);
    81
    82
                          //setting up the clock parameter CLOCK_PERIOD=100; initial begin
    83
    84
    85
              86
87
                                  clk <= 0;
forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
    88
    89
    90
                           integer j;
initial begin
    91
    92
              reset <= 1; @(posedge clk);
reset <= 0; @(posedge clk);</pre>
    93
    94
                                   reset <= 0; @(posedge C1k);

//complete enter cycle

for (i = 0; i < 5; i++) begin

a <= 0; b <= 0; @(posedge c1k);

a <= 1; b <= 0; @(posedge c1k);

a <= 1; b <= 1; @(posedge c1k);

a <= 0; b <= 1; @(posedge c1k);

a <= 0; b <= 0; @(posedge c1k);
    95
    96
    97
    98
    99
  100
  101
  102
                                   end
  103
                                    //complete exit cycle
                                  //complete exit cycle
reset <= 1; @(posedge clk);
reset <= 0; @(posedge clk);
for (j = 0; j < 5; j++) begin
    a <= 0; b <= 0; @(posedge clk);
    a <= 0; b <= 1; @(posedge clk);
    a <= 1; b <= 1; @(posedge clk);
    a <= 1; b <= 0; @(posedge clk);
    a <= 1; b <= 0; @(posedge clk);
    a <= 0; b <= 0; @(posedge clk);
end
  104
  105
  106
              107
 108
  109
 110
 111
112
                                   end
 113
                                  reset <= 1; @(posedge clk);
reset <= 0; @(posedge clk);</pre>
114
115
                                reset <= 0; @(posedge clk);
//testing some random backing outs
a <= 0; b <= 0; @(posedge clk);
a <= 0; b <= 1; @(posedge clk);
a <= 0; b <= 0; @(posedge clk);
a <= 0; b <= 1; @(posedge clk);
a <= 1; b <= 1; @(posedge clk);
a <= 1; b <= 0; @(posedge clk);
a <= 1; b <= 0; @(posedge clk);
a <= 1; b <= 1; @(posedge clk);
a <= 0; b <= 1; @(posedge clk);
a <= 0; b <= 0; @(posedge clk);
116
117
118
119
120
121
122
123
124
125
126
127
                          $stop;
                end
endmodule
128
129
```

3) Counter

```
//This module creates a counter that counts the new num.
         //This module cleates a counter that counts the new ham.
//Takes in inputs clk, reset, inc(rement), and
//dec(rement) and returns output num.
//This module takes in inc and dec, an 1-bit value, to determine if
//the number should be incremented or decremented or neither and
//returns the final num value depending on inc and dec values
  2
  4
5
6
7
         module counter (clk, reset, inc, dec, num);
8
9
10
               input logic clk, reset, inc, dec;
output logic [4:0] num; //5-bits
11
               //always_ff block that increments / decrements num appropriately
always_ff @(posedge clk) begin
  if (reset) //if reset, num should be 0.
    num <= 5'b00000;</pre>
12
13
14
15
                    else if (inc & ~dec & num < 5'b11001) //in case of increment num <= num + 1'b1; //increment by 1
else if (~inc & dec & num > 5'b00000) //in case of decrement num <= num - 1'b1; //decrement by 1
else //neither inc nor dec
16
17
18
19
20
21
22
23
24
25
26
27
28
29
31
32
33
34
35
                          num <= num; //stays the same
               end
         endmodule
          //Testbench of counter module
         module counter_testbench();
logic clk, reset, inc, dec;
logic [4:0] num;
               counter dut (.clk, .reset, .inc, .dec, .num);
               //setting up clock
parameter CLOCK_PERIOD=100;
               initial begin
      clk \ll 0;
36
37
                     forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
               end
38
39
                //some test cases
40
               initial begin
41
42
43
44
45
46
47
48
                     reset <= 1; @(posedge clk);</pre>
                     reset <= 0; //resetting
                     inc <= 1; dec <= 0; repeat(40) @(posedge clk); //incrementing 40 times
                     reset <= 1; @(posedge clk);
reset <= 0; //reset</pre>
49
50
51
52
53
54
55
56
57
59
60
                     inc <= 0; dec <= 1; repeat(40) @(posedge clk); //dec 40 times</pre>
                     reset <= 1; @(posedge clk);
reset <= 0; //reset</pre>
                     inc <= 1; dec <= 1; @(posedge clk); //case: both inc & dec inc <= 0; dec <= 0; @(posedge clk); //case: neither inc & dec
                     $stop;
               end
         endmodule
```

4) Display

66

```
This module takes in inputs num and clk, and then displays
        //outputs in 7-bit logics, HEX5 ~ HEX0.
 3
        // If num is greater than 25, HEX's will show "FULL." If between
       //O and 25, it will display the number in numerals in HEX1 & 0.
//If 0, it will display "EMPTYO" in HEX5 - 1.
//This is a function built to display the output of the counter
 4
 6
7
        //function.
        module display (clk, num, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
input logic clk;
 8
 9
            input logic [4:0]
10
                                        num;
11
            output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
12
13
             //Combinational logic that displays appropriate HEX outputs
             //depending on the num input.
14
15
            always_comb begin
16
17
                 //Specifies output "empty" for 0, "full" for 25, and all //other numbers in between are set to nothing.
18
                 //Determining the ones digit of the output -
                 //displaying ones digit in HEXO by using the % logic.
case (num % 10)
   default: HEXO = 7'b1000000; //0
19
20
21
22
23
     F
                      1: HEXO = 7'b1111001; //1
                      1: HEXO = / billiooi, //2
2: HEXO = 7'b0100100; //2
3: HEXO = 7'b0110000; //3
4: HEXO = 7'b0011001; //4
24
25
26
27
                      5: HEXO = 7'b0010010; //5
                      6: HEXO = 7'b0000011; //6
                     7: HEXO = 7'b1111000; //7
8: HEXO = 7'b0000000; //8
9: HEXO = 7'b0011000; //9
28
29
30
31
                 endcase
                //Determining the tens digit of the output -
34
35
                //displaying the tens digit in HEX1 by determining the tens
//digit by dividing num by 10.
                case (num / 10)
  default: HEX1 = 7'b1000000; //default is 0
  1: HEX1 = 7'b1111001; //10's
  2: HEX1 = 7'b0100100; //20's
36
37
38
39
40
                endcase
41
42
43
                44
45
46
47
                         HEX4 = 7'b1101010;
HEX3 = 7'b0001100;
                         HEX2 = 7'b0000111;
48
                         HEX1 = 7'b0010001;
49
50
51
52
53
54
55
56
57
59
60
                         end
                    25: begin //"FULL"

HEX5 = 7'b0001110;

HEX4 = 7'b1000001;
                         HEX3 = 7'b1000111;
HEX2 = 7'b1000111;
                         end
                    default: begin //Not 0 or 25 cases don't have outputs for now
    HEX5 = 7'b11111111;
    HEX4 = 7'b1111111;
                                  HEX3 = 7'b1111111;
HEX2 = 7'b1111111;
61
                                   end
62
63
                endcase
            end
64
65
       endmodule
```

```
// Testbench of the display module described above.
// Since it is a testbench, inputs and outputs are same as above
module display_testbench();
  logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
  logic [4:0] num;
  logic clk;
67
68
69
70
71
72
73
74
75
76
77
78
79
              display dut (.clk, .num, .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0);
              //Setting up clock
parameter CLOCK_PERIOD=100;
initial begin
     c1k \ll 0;
80
                   forever #(CLOCK_PERIOD/2) clk <= ~clk;</pre>
81
82
83
              integer i = 0;
              // Testing every single scenario initial begin
84
85
      for (i = 0; i < 27; i++) begin
   num <= i; @(posedge clk);</pre>
86
      87
88
89
             $stop;
90
91
92
         endmodule
```