SGLS346-JUNE 2006


CAP-FREE NMOS 250-mA LOW DROPOUT REGULATOR WITH REVERSE CURRENT PROTECTION

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Stable with No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range: 1.7 V to 5.5 V
- Ultralow Dropout Voltage: 40 mV Typ at 250 mA
- Excellent Load Transient Response—with or without Optional Output Capacitor
- New NMOS Topology Provides Low Reverse Leakage Current
- Low Noise: 30 μV_{RMS} Typ (10 kHz to 100 kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy (Line, Load, and Temperature)
- Less Than 1 μA Max I_O in Shutdown Mode
- Thermal Shutdown and Specified Min/Max Current Limit Protection
- Available in Multiple Output Voltage Versions
 - Fixed Outputs of 1.2 V to 5 V
 - Adjustable Outputs from 1.2 V to 5.5 V
 - Custom Outputs Available
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

APPLICATIONS

- Portable/Battery-Powered Equipment
- Post-Regulation for Switching Supplies
- Noise-Sensitive Circuitry such as VCOs
- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors




Typical Application Circuit for Fixed-Voltage Versions

DESCRIPTION

The TPS732xx family of low-dropout (LDO) voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS732xx uses an advanced BiCMOS process to yield high precision while delivering low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1 μA and ideal for portable applications. The low output noise (30 μV_{RMS} with 0.1 μF $C_{NR})$ is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

TPS73201-EP, TPS73215-EP TPS73216-EP, TPS73218-EP, TPS73225-EP TPS73230-EP, TPS73233-EP, TPS73250-EP

SGLS346-JUNE 2006





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	V _{OUT} ⁽²⁾
TPS732xx <i>yyyz</i>	XX is the nominal output voltage (for example, 25 = 2.5 V, 01 = Adjustable ⁽³⁾). YYY is the package designator. Z is the package quantity.

- (1) For the most current specification and package information, see the Package Option Addendum located at the end of this data sheet or see the TI website at www.ti.com.
- (2) Output voltages from 1.2 V to 4.5 V in 50-mV increments are available through the use of innovative factory EEPROM programming; minimum order quantities may apply. Contact factory for details and availability.
- (3) For fixed 1.2 V operation, tie FB to OUT.

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range unless otherwise noted(1)

l.	2.21/. 21/
V _{IN} range	–0.3 V to 6 V
V _{EN} range	–0.3 V to 6 V
V _{OUT} range	–0.3 V to 5.5 V
Peak output current	Internally limited
Output short-circuit duration	Indefinite
Continuous total power dissipation	See Dissipation Ratings Table
Ambient temperature range, T _A	−55°C to 150°C
Storage temperature range	−65°C to 150°C
ESD rating, HBM	2 kV
ESD rating, CDM	500 V

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATINGS(1)

BOARD	PACKAGE	R _{⊝JC}	R_{\ThetaJA}	DERATING FACTOR ABOVE T _A = 25°C	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
Low-K ⁽²⁾	DBV	64°C/W	255°C/W	3.9 mW/°C	450 mW	275 mW	215 mW	58 mW
High-K ⁽³⁾	DBV	64°/W	180°C/W	5.6 mW/°C	638 mW	388 mW	305 mW	83 mW

- 1) See Power Dissipation in the Applications section for more information related to thermal design.
- 2) The JEDEC Low-K (1s) board design used to derive this data was a 3 inch × 3 inch, two-layer board with 2-ounce copper traces on top of the board.
- (3) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch × 3 inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on the top and bottom of the board.




SGLS346-JUNE 2006

ELECTRICAL CHARACTERISTICS

Over operating temperature range (T_A = -55°C to +125°C), V_{IN} = V_{OUT(nom)} + 0.5 V⁽¹⁾, I_{OUT} = 10 mA, V_{EN} = 1.7 V, and C_{OUT} = 0.1 μ F, unless otherwise noted. Typical values are at T_A = 25°C

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	(1)		1.7		5.5	V
V_{FB}	Internal reference (TPS73201)	T _A = 25°C	1.198	1.2	1.21	V
	Output voltage rang	ge (TPS73201) ⁽²⁾		V_{FB}		5.5 – V _{DO}	V
Vour		Nominal	T _A = 25°C		±0.5%		
$V_{OUT} = \begin{bmatrix} Output \ voltage \ range \ (TPS73201)^{(2)} \\ Accuracy^{(1)} \\ \hline \\ Accuracy^{(1)} \\ \hline \\ V_{IN}, \ I_{OUT}, \ and \ T \\ \hline \\ V_{OUT} + 0.5 \ V \le V_{IN} \le 5.5 \ V; \\ 10 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ \Delta V_{OUT} \% / \Delta V_{IN} \\ \hline \\ \Delta V_{OUT} \% / \Delta V_{IN} \\ \hline \\ \Delta V_{OUT} \% / \Delta V_{IN} \\ \hline \\ \Delta V_{OUT} \% / \Delta V_{OUT} \\ \hline \\ \Delta V_{OUT} \% / \Delta V_{OUT} \\ \hline \\ Load \ regulation \\ \hline \\ Load \ regulation \\ \hline \\ Load \ regulation \\ \hline \\ I \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ 10 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ 10 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 250 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 100 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le 100 \ mA \\ \hline \\ I0 \ mA \le I_{OUT} \le I_{OUT} \le I_{OUT} = I$	-1%	±0.5%	+1%				
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation ⁽¹⁾		$V_{OUT(nom)}$ + 0.5 V \leq V_{IN} \leq 5.5 V		0.01		%/V
A\/ 0//AI			1 mA \leq I _{OUT} \leq 250 mA		0.002		0/ /m Λ
ΔVOUT 70/ΔIOUT	Load regulation		$10 \text{ mA} \le I_{OUT} \le 250 \text{ mA}$		0.0005		%/mA
V_{DO}		- 0.1V)	I _{OUT} = 250 mA		40	150	mV
Z _O (DO)	Output impedance	in dropout	$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$		0.25		Ω
I _{CL}	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	250	425	600	mA
I _{SC}	Short-circuit current	t	V _{OUT} = 0 V		300		mA
I _{REV}	Reverse leakage cu	urrent ⁽⁴⁾ (-I _{IN})	$V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$		0.1	15	μΑ
I _{GND}	Cround nin ourrent		$I_{OUT} = 10 \text{ mA } (I_{Q})$		400	550	^
	Ground pin current		I _{OUT} = 250 mA		650	950	μΑ
I _{SHDN}	Shutdown current (I _{GND})	$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5$		0.02	1	μΑ
I _{FB}	FB pin current (TPS	S73201)			.1	.45	μΑ
DCDD	Power-supply rejec	tion ratio	f = 100 Hz, I _{OUT} = 250 mA		58		dB
FORK	(ripple rejection)		f = 10 kHz, I _{OUT} = 250 mA		37		
V	Output noise voltag	e	$C_{OUT} = 10 \mu F$, No C_{NR}		$27 \times V_{OUT}$		\/
V_N	BW = 10 Hz to 100	kHz	$C_{OUT} = 10 \mu F, C_{NR} = 0.01 \mu F$		$8.5 \times V_{OUT}$		μV_{RMS}
t _{STR}	Startup time		$V_{OUT} = 3 \text{ V, R}_{L} = 30 \Omega$ $C_{OUT} = 1 \mu\text{F, C}_{NR} = 0.01 \mu\text{F}$		600		μs
V _{EN} (HI)	Enable high (enable	ed)		1.7		V _{IN}	V
V _{EN} (LO)	Enable low (shutdo	wn)		0		0.5	V
I _{EN} (HI)	Enable pin current	(enabled)	V _{EN} = 5.5 V		0.02	0.1	μΑ
	The arrest objects and		Shutdown, Temperature increasing	160		00	
T_{SD}	Thermal shutdown	temperature	Reset, Temperature decreasing	140		°C	
T _A	Operating ambient	temperature		-55		125	°C

Minimum V_{IN} = V_{OUT} + V_{DO} or 1.7 V, whichever is greater.
 TPS73201 is tested at V_{OUT} = 2.5 V.
 V_{DO} is not measured for the TPS73214, TPS73215, or TPS73216, since minimum V_{IN} = 1.7 V.
 Fixed-voltage versions only; see the *Applications* section for more information.



A. $T_j = \theta_{JA} \times W + T_A$ (at standard JESD 51 conditions)

Figure 1. Estimated Device Life at Elevated Temperatures Electromigration Fail Mode



FUNCTIONAL BLOCK DIAGRAMS




Figure 2. Fixed Voltage Version





Figure 3. Adjustable Voltage Version



PIN ASSIGNMENTS



TERMINAL FUNCTIONS

	TERM	IINAL						
NAME	SOT23 (DBV) PIN NO.	SOT223 (DCQ) PIN NO.	3×3 SON (DRB) PIN NO.	DESCRIPTION				
IN	1	1	8	Unregulated input supply				
GND	2	3	4, Pad	Ground				
EN	3	5	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. See the <i>Shutdown</i> section under <i>Applications Information</i> for more details. EN can be connected to IN if not used.				
NR	4	4	3	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.				
FB	4	4	3	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.				
OUT	5	2	1	Output of the Regulator. There are no output capacitor requirements for stability.				



TYPICAL CHARACTERISTICS

For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5$ V, $I_{OUT} = 10$ mA, $V_{EN} = 1.7$ V, and $C_{OUT} = 0.1$ μF , unless otherwise noted.




Figure 4.




Figure 5.

DROPOUT VOLTAGE vsOUTPUT CURRENT




Figure 6.

DROPOUT VOLTAGE vs TEMPERATURE




Figure 7.

OUTPUT VOLTAGE ACCURACY HISTOGRAM




Figure 8.

OUTPUT VOLTAGE DRIFT HISTOGRAM




Figure 9.



For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5$ V, $I_{OUT} = 10$ mA, $V_{EN} = 1.7$ V, and $C_{OUT} = 0.1$ μF , unless otherwise noted.




Figure 10.




Figure 11.

GROUND PIN CURRENT in SHUTDOWN





Figure 12.






Figure 13.




Figure 14.




Figure 15.



For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5$ V, $I_{OUT} = 10$ mA, $V_{EN} = 1.7$ V, and $C_{OUT} = 0.1$ μF , unless otherwise noted.




Figure 16.




Figure 17.




Figure 18.




Figure 19.




Figure 20.




Figure 21.



For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5$ V, $I_{OUT} = 10$ mA, $V_{EN} = 1.7$ V, and $C_{OUT} = 0.1$ μF , unless otherwise noted.

V_{OUT}

 V_{EN}




Figure 22.





Figure 23.



100μs/div Figure 24.




Figure 25.




Figure 26.




Figure 27.


1V/div

0V





For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5$ V, $I_{OUT} = 10$ mA, $V_{EN} = 1.7$ V, and $C_{OUT} = 0.1$ μF , unless otherwise noted.



TPS73201 I_{FB} vs TEMPERATURE 160 140 120 100 I_{FB} (nA) 80 60 40 20 0 -25 50 -50 0 25 100 125 Temperature (°C)

Figure 28.

Figure 29.







Figure 30.

TPS73201 LINE TRANSIENT, ADJUSTABLE VERSION



APPLICATION INFORMATION

The TPS732xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS732xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 32 shows the basic circuit connections for the fixed voltage models. Figure 33 gives the connections for the adjustable output version (TPS73201).




Figure 32. Typical Application Circuit for Fixed-Voltage Versions




Figure 33. Typical Application Circuit for Adjustable-Voltage Versions

 $R_{\rm 1}$ and $R_{\rm 2}$ can be calculated for any output voltage using the formula shown in Figure 33. Sample resistor values for common output voltages are shown in Figure 3. For the best accuracy, make the parallel combination of $R_{\rm 1}$ and $R_{\rm 2}$ approximately 19 $k\Omega$.

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1 μ F to 1 μ F low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS732xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where $V_{\text{IN}}-V_{\text{OUT}}<0.5\ V$ and multiple low ESR capacitors are in parallel, ringing may occur when the product of C_{OUT} and total ESR drops below 50 n ΩF . Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

OUTPUT NOISE

A precision band-gap reference is used to generate the internal reference voltage, V_{REF} . This reference is the dominant noise source within the TPS732xx and it generates approximately 32 μV_{RMS} (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{\text{N}} = 32 \mu V_{\text{RMS}} \times \frac{(R_{1} + R_{2})}{R_{2}} = 32 \mu V_{\text{RMS}} \times \frac{V_{\text{OUT}}}{V_{\text{REF}}} \tag{1}$$

Since the value of V_{REF} is 1.2V, this relationship reduces to:


$$V_N(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (2)

for the case of no C_{NR}.

An internal 27 k Ω resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor, C_{NR} , is connected from NR to ground. For C_{NR} = 10 nF, the total noise in the 10 Hz to 100 kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
 (3)

for $C_{NR} = 10nF$.





This noise reduction effect is shown as RMS Noise Voltage vs C_{NR} in the Typical Characteristics section.

The TPS73201 adjustable version does not have the noise-reduction pin available. However, connecting a feedback capacitor, $C_{\rm FB}$, from the output to the FB pin reduces output noise and improve load transient performance.

The TPS732xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above $V_{\text{OUT}}.$ The charge pump generates ~250 μV of switching noise at ~2 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I_{OUT} and $C_{\text{OUT}}.$

BOARD LAYOUT RECOMMENDATION TO IMPROVE PSRR AND NOISE PERFORMANCE

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

INTERNAL CURRENT LIMIT

The TPS732xx internal current limit helps protect the regulator during fault conditions. Foldback helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when V_{OUT} drops below 0.5 V. See Figure 12 in the Typical Characteristics section for a graph of I_{OUT} vs V_{OUT} .

SHUTDOWN

The Enable pin is active high and is compatible with standard TTL-CMOS levels. V_{EN} below 0.5 V (max) turns the regulator off and drops the ground pin current to approximately 10 nA. When shutdown capability is not required, the Enable pin can be connected to V_{IN} . When a pullup resistor is used, and operation down to 1.8 V is required, use pullup resistor values below 50 k Ω .

DROPOUT VOLTAGE

The TPS732xx uses an NMOS pass transistor to achieve extremely low dropout. When $(V_{\text{IN}} - V_{\text{OUT}})$ is less than the dropout voltage (V_{DO}) , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{\text{DS-ON}}$ of the NMOS pass element.

For large step changes in load current, the TPS732xx requires a larger voltage drop from $V_{\rm IN}$ to $V_{\rm OUT}$ to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of $V_{\rm IN}$ — $V_{\rm OUT}$ above this line insure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V $_{\rm IN}$ to V $_{\rm OUT}$ voltage drop). Under worst-case conditions [full-scale instantaneous load change with (V $_{\rm IN}$ – V $_{\rm OUT}$) close to dc dropout levels], the TPS732xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

TRANSIENT RESPONSE

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1 $\mu F)$ from the output pin to ground reduces undershoot magnitude but increase duration. In the adjustable version, the addition of a capacitor, C_{FB} , from the output to the adjust pin also improves the transient response.

The TPS732xx does not have active pulldown when the output is overvoltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor C_{OUT} and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel R_{LOAD}}$$
 (4)

SGLS346-JUNE 2006

TEXAS INSTRUMENTS www.ti.com

(Adjustable voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \| (R_1 + R_2) \| R_{LOAD}}$$
 (5)

REVERSE CURRENT

The NMOS pass element of the TPS732xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the enable pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the enable pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There will be additional current flowing into the OUT pin due to the $80\text{-k}\Omega$ internal resistor divider to ground (see Figure 2 and Figure 3).

For the TPS73201, reverse current may flow when V_{FB} is more than 1 V above V_{IN} .

THERMAL PROTECTION

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least

35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS732xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS732xx into thermal shutdown will degrade device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for presenting different each package type, considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low-K and high-K boards are shown in the Power Dissipation Ratings table. Using heavier copper increases effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element ($V_{\rm IN}$ to $V_{\rm OUT}$):

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

Package Mounting

Solder pad footprint recommendations for the TPS732xx are presented in Application Bulletin Solder Pad Recommendations for Surface-Mount Devices (AB-132), available from the Texas Instruments web site at www.ti.com.





31-May-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73201MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKJM	Sample
TPS73215MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKKM	Sample
TPS73216MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKLM	Sample
TPS73218MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKMM	Sample
TPS73225MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKNM	Sample
TPS73230MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKOM	Sample
TPS73233MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKPM	Sample
TPS73250MDBVREP	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKQM	Sample
V62/06644-01XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKJM	Sample
V62/06644-02XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKKM	Sample
V62/06644-03XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKLM	Sample
V62/06644-04XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKMM	Sample
V62/06644-05XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKNM	Sample
V62/06644-06XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKOM	Sample
V62/06644-07XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKPM	Sample
V62/06644-08XE	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	PKQM	Sample

(1) The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

PACKAGE OPTION ADDENDUM



31-May-2014

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used betwee the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS73201-EP, TPS73215-EP, TPS73216-EP, TPS73218-EP, TPS73225-EP, TPS73230-EP, TPS73233-EP, TPS73250-EP:

- Catalog: TPS73201, TPS73215, TPS73216, TPS73218, TPS73225, TPS73230, TPS73233, TPS73250
- Automotive: TPS73201-Q1, TPS73218-Q1, TPS73225-Q1, TPS73250-Q1

NOTE: Qualified Version Definitions:





31-May-2014

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73201MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73215MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73216MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73218MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73225MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73230MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73233MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS73250MDBVREP	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73201MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73215MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73216MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73218MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73225MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73230MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73233MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73250MDBVREP	SOT-23	DBV	5	3000	203.0	203.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4073253/P





SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.