


2. Once the physical address is resolved, use the Data Cache shown below to determine if the data can be obtained from the cache, or if access to memory is required (just write MEM for your answer). You may assume that:

- The memory is byte addressable. Memory accesses are to 1-byte words, not 4-byte words.
- Physical addresses are 12 bits wide.
- The cache is a direct mapped cache with a 4-byte block size and 16 lines total as shown below. Note that all numbers are given in **hexadecimal** format.



Idx.	Tag	Valid	B0	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	–	–	–	–
2	18	1	00	02	04	08
3	36	0	–	–	–	–
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	–	–	–	–
7	16	1	11	C2	DF	03

Idx.	Tag	Valid	B0	B1	B2	B3
8	24	1	3A	00	51	89
9	2D	0	–	–	–	–
A	2D	1	93	15	DA	38
B	0B	0	–	–	–	–
C	12	0	–	–	–	–
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	–	–	–	–

- (a) For each physical address given below, if a cache hit occurs, indicate the cache entry accessed and the cache byte value returned in hex. If a cache miss occurs, just write 'N' next to "Cache Hit?" and just write "MEM" for the cache byte returned to indicate that the reference must be resolved by going out to main memory.

**Physical Address: 0xB6A**

11 10 9 8 7 6 5 4 3 2 1 0

--	--	--	--	--	--	--	--	--	--	--	--

Parameter	Value
Cache Byte Offset	0x
Cache Index	0x
Cache Tag	0x
Cache Hit (Y/N)?	
If Hit, Cache Byte Returned	0x

**Physical Address: 0x05B7**

11 10 9 8 7 6 5 4 3 2 1 0

--	--	--	--	--	--	--	--	--	--	--	--

Parameter	Value
Cache Byte Offset	0x
Cache Index	0x
Cache Tag	0x
Cache Hit (Y/N)?	
If Hit, Cache Byte Returned	0x