CIS 450 – Computer Architecture and Operations Homework #5 (25 points) Fock()

Parent == 1

child == 0

Due: Wed., Apr. 18, 2018, by 11:59 pm

1. (5 pts.) Consider the C program below. (For space reasons, we are not checking error return codes, so assume that all functions return normally.)

```
that all functions return normally.)

int main () {

if (fork() == 0) {

printf("3"); fflush(stdout); //child

}

else {

pid_t pid; int status;

if ((pid = wait(&status)) > 0) {

printf("4"); fflush(stdout);

}

else {

printf("2"); fflush(stdout);

exit(0);

}

printf("0"); fflush(stdout);

return 0;


}
```

For each of the following strings, circle whether (Y = yes) or not (N = no) this string is a possible output:

2. (10 pts.) Process creation questions:

How many processes are created, including the parent process, when the following code is executed?

int main()
{
 int i, p;
 for(i=1; i<=3; i++)
 {
 p = fork();
 if (p>0)
 {
 printf("i = %d\n", i);
 exit(0); // this one (*)
 }
 printf(("i = %d\n", i);
 }
 exit(0);
}



b. Draw the Process Model above for the processes created in part (a), including the parent process, in the process model, *indicate the output generated by each process*.

c. If the first exit(0) statement in part (a) is removed, denoted with (*), how many processes would be created? 8 . You don't need to draw the process model for this part;-).

- 3. (10 pts.) The following problem concerns basic cache lookups. You may assume that:
 - The memory is byte addressable. Memory accesses are to 1-byte words, not 4-byte words.
 - Physical addresses are 13 bits wide.
 - The cache is a 2-way set associative cache with a 4-byte line size and 16 total lines as shown below. Note that all numbers are given in hexadecimal format.


		2-way Set Associative Cache											
	Index	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3
~	0	09	1	86	30	3F	10	00	0	99	04	03	48
	1	45	1	60	4F	EO	23	38	1	00	BC	OB	37
	2	EB	0	2F	81	FD	09	0B	0	8F	E2	05	BD
	3	06	0	3D	94	9B	F7	32	1	12	08	7B	AD
	4	C7	1	06	78	07	C5	05	1	40	67	C2	3B
1	5	71	1	0B	DE	18	4B	6E	0	B0	39	D3	F7
	6	91	1	A0	B7	26	2D	FO	0	0C	71	40	10
	70	46	0	B1	0A	32	0F	DE	1	12	CO	88	37

(a) The box below shows the format of a physical address. Indicate, by labeling the rest of the fields in the diagram, the bits that are used to determine the following:

10


1000

CT = Cache Tag (done), CI = Cache Index, and CO = Cache Offset




(b) For each physical address given below, if a cache hit occurs, indicate the cache entry accessed and the cache byte value returned in hex. If a cache miss occurs, just write 'N' next to "Cache Hit?" and leave the cache byte returned blank.

Physical Address: 0x1E1F



Physical Address: 0x00B2



Devemotor	Value			
Parameter	0x 02			
Byte Offset	0x 04			
Cache Index	0x 0 5			
Cache Tag	1000			
Cache Hit (Y/N)?	10			
If Hit, Cache Byte Returned	0x 62			