Jason Weiser Session: 022

ENGR ID: jweiser

UCR NetID: jweis012@ucr.edu


Lab 2

Video Checkoff link:


https://drive.google.com/drive/folders/1Cpb5T16FBCyPfIlKHGQP3RjBh4zqX86X?usp=sharing

Summary:


This lab dealt with creating layouts and running DRC/LVS simulations. We did it with an inverter and a NAND gate. The inverter was left over from Lab 1, but the NAND gate was a new setup. I learned about carefully following each design rule and about how wiring transistors carries over between levels of abstractions. It was also a chance to internalize what low level gates in circuits actually do.




INVERTER DRC




INVERTER LVS







NAND Test Bench Schematic











NAND DRC



NAND LVS



Issues:

I had an issue with matching names on the NAND gate because I didn't share connections on the wires of the bottom 2 gates for the schematic. I had trouble with the NAND test bench parameters. General unfamiliarity and learning was also a challenge.