

Tuesday, April 6, 2021 12:20 PM

Consider the following time delays shown in each component (RED colored) and disregard all other times.

- a. Add
 - i. Read address (6ns)
 - ii. Add 4 to PC (3ns – occurs simultaneously)
 - iii. Read registers (4ns)
 - iv. ALU (5ns)
 - v. Write data to registers (4ns)
 - vi. = **19 ns**
- b. Load word
 - i. Read address (6ns)
 - ii. Add 4 to PC (3ns – occurs simultaneously)
 - iii. Read registers (4ns)
 - iv. ALU (5ns)
 - v. Read data memory (6ns)
 - vi. Write registers (4ns)
 - vii. = **25 ns**
- c. Store word
 - i. Read address (6ns)
 - ii. Add 4 to PC (3ns – occurs simultaneously)
 - iii. Read registers (4ns)
 - iv. ALU (5ns)
 - v. Write data memory (6ns)
 - vi. = **21 ns**
- d. Branch if equal
 - i. Read address (6ns)
 - ii. Add 4 to PC (3ns – occurs simultaneously)
 - iii. Read registers (4ns)
 - iv. ALU (5ns)
 - v. Add ALU (3ns – occurs simultaneously)
 - vi. = **15 ns**

- ii. reading the registers (4ns)
- iii. performing ALU operation (5ns)
- iv. performing add ALU (not counted)
- v. read/write to data memory (6ns)
- vi. writing to register (4ns)
- vii. = **25 ns**

- ## 2. CPU – multi-cycled implementation

(a) What will be the system clock cycle time? Answer in ns and justify your answer.

- a. The clock cycle time equal to the slowest clock cycle that occurs. Since each cycle only performs one operation on one component. The following is the speed of each components
 - i. Memory (6ns)
 - ii. Registers (4ns)
 - iii. ALU (5ns)
 - iv. The clock cycle time is therefore 6ns, the time it takes for the slowest component to occur
- b. Speedup of each operation. Each prior instruction will take the time of the longest instruction as that equates to the cycle time. In this case the single cycle implementation takes 25 ns for any one operation, so this will be the old time used in our speedup calculation.
 - i. Add
 - i. Instruction fetch
 - ii. Instruction decode/register fetch
 - iii. ALU
 - iv. Write data to register
 - v. This performs 4 steps which take 6 ns each so the add instruction takes 24 ns. This makes the speedup = $25 \text{ ns} / 24 \text{ ns} = 1.042 \text{ speedup}$.
 - ii. Load word
 - i. Instruction fetch
 - ii. Instruction decode/register fetch
 - iii. Address computation
 - iv. Load MDR
 - v. Write data to register
 - vi. This performs 5 steps which take 6 ns each so the load word instruction takes 30 ns. This makes the speedup = $25 \text{ ns} / 30 \text{ ns} = 0.83 \text{ speedup}$ (this instruction is slower but it is the only one).
 - iii. Store word
 - i. Instruction fetch
 - ii. Instruction decode/register fetch
 - iii. Address computation
 - iv. Write to memory
 - v. This performs 4 steps which take 6 ns each so the store word instruction takes 24 ns. This makes the speedup = $25 \text{ ns} / 24 \text{ ns} = 1.042 \text{ speedup}$.
 - iv. Branch if equal
 - i. Instruction fetch
 - ii. Instruction decode/register fetch
 - iii. Perform logic and set PC if logic passes
 - iv. This performs 3 steps which take 6 ns each so the branch if equal instruction takes 18 ns. This makes the speedup = $25 \text{ ns} / 18 \text{ ns} = 1.39 \text{ speedup}$.
 - v. Jump
 - i. Instruction fetch
 - ii. Instruction decode/register fetch
 - iii. Set PC to new address
 - iv. This performs 3 steps which take 6 ns each so the jump instruction takes 18 ns. This makes the speedup = $25 \text{ ns} / 18 \text{ ns} = 1.39 \text{ speedup}$.

[illegible]

i.

i.

The diagram illustrates the flow of instructions and data in a computer system. It includes the following components and connections:

- PC (Program Counter):** Receives an external input and outputs the **PC ADDRESS** to the **INSTRUCTION MEMORY**.
- INSTRUCTION MEMORY:** Outputs **INSTRUCTION** (with values 15-21, 22-16, and 15-0) to the **ALU**.
- ALU:** Performs operations on the instruction and a **26**-bit input. It outputs a **28**-bit result to the **SHIFT LEFT 2** block.
- SHIFT LEFT 2:** Shifts the 28-bit result left by 2 bits and outputs it to the **REGISTER FILE**.
- REGISTER FILE:** Outputs the **PC SOURCE** value back to the **PC ADDRESS** input of the **INSTRUCTION MEMORY**.