
Lab 2 - More Practice for Logic Design

Tuesday, February 9, 2021 2:42 PM LACAS WHITLOW

1. Overflow condition is checked in the 1-bit ALU for the most significant bit (sign bit)




Draw a complete schematic diagram for the overflow detection component, using only



Prove that the following logic for checking overflow condition is equivalent to the logic shown in #1.

if ('carry_in to sign_bit' != 'carry_out from sign_bit') → overflow



From this table we can select the occurrences where A == B != result (highlighted in pink), then we can select the occurrences where cin != cout (highlighted in blue). Once this is done it is apparent that these two logical conditions occur given the same inputs, meaning they are equivalent, therefore


((cin to sign bit) != (cout from sign bit)) == ((sign op1 == sign op2) && (sign op != sign sum)) == overflow

3. Implement (draw a schematic diagram for your design) a switching network that has two inputs (A and B), two outputs (C and D), and a control input (S). The logic for the switching network is:

if (S == 1), the network is in the pass-through mode, i.e., $A \rightarrow C$ and $B \rightarrow D$; if (S == 0), the network is in the crossing mode, i.e., $B \rightarrow C$ and $A \rightarrow D$;

Hint: use two 2x1 mux's;

Please show your schematic diagram using only three basic 2-input gates.



4. Write Amdahl's law (explain the terms used) and solve the following problem

Suppose that we enhance a computer system to make all floating-point instructions run faster than the original version. Assume that a benchmark program consists of floating point instructions (25%) and other instructions (75%).

To achieve the speedup of 1.7 for running this benchmark program, what should be the speedup of the enhanced mode (floating point part)?

