University of California, Davis
Department of Electrical and Computer Engineering

EEC180 DIGITAL SYSTEMS II Winter Quarter 2025

LAB 5: Memory System Design / Booth Multiplier Design

Extra Credit for Part I - Memory IPs & In-System Memory Content Editor

While testing memories with top-level I/O was possible in Part I, the I/O required to provide stimulus and check the design was significant. Typically, designs that need to be tested in hardware will leverage one of many hardware debugging tools provided by the vendor. These tools allow a user to reuse one of the exiting interfaces implemented in the FPGA (such as JTAG) to communicate to a module within the design. One basic tool provided by Quartus is the In-System Memory Content Editor (ISMCE). In this part, we will perform hardware testing using this tool.

1. The In-System Memory Content editor requires some memory IP to be instantiated within your design. IPs are flexible, parameterized, pre-built designs that allow users to skip the development of commonly used modules. By configuring the IP to communicate to the host machine (your personal computer attached to the DE10-Lite), you may communicate to a memory IP using the ISMCE tool. Both IP usage and debugging using a serial connection are common industry design/verification/testing practices.

   Before you begin, make sure you have added an IP folder in your lab directory located under **lab5/ip/**.

2. First, define a memory IP by navigating Tools > IP Catalog. In the IP Catalog pane in Quartus search for "RAM 1-Port Intel FPGA IP". Then, select the IP as shown below:



3. The IP parameter editor window will open and prompt for a location to save the IP variation you will define. Select the IP folder in the Lab 5 project directory and name the IP variation something descriptive such as *ram_1prt.v.*

4. In the IP editor window, you can specify the exact settings of the RAM from part 1 as shown below:



5. After configuring the first page click Next. We will want to unregister the output Q port to maintain the same timing behavior as Part I. To do so uncheck the ‘q’ output port option:



6. Click Next twice, and in the Mem Init window. Now we will want to enable the In-System Memory Content Editor to observe the values within the memory IP. This capability is enabled via JTAG, so you must inform Quartus that you would like to add this feature. To do so, check the “Allow In-System…” box as shown below and provide a name for the instance ID:



7. Skip the EDA tools page and go to Summary. To make instantiating the IP easier, in the Summary page, check the “Instantiation template file” box as shown below, then click Finish.



8. The main Quartus window will prompt you to add the .qip file that describes the new IP variant to the project. Select “Yes”. If you do not see this option add the .qip file located in the IP directory to your project.

9. To instantiate the IP in your project comment one of your existing memory instances, then instantiate the new IP (to see an example of how to instantiate, use the [IP name]_inst.v template by the IP Parameter Editor located in the IP directory).

10. After connecting the IP to your design compile the project and program the DE10-Lite.

11. After programming, keep the DE10-Lite connected to the PC and open the ISMCE tool by navigating Tools > In-System Memory Content Editor.

12. The tool should automatically detect the instantiated IP. If it does not, you can click Scan Chain so that the tool scans the JTAG chain over USB Blaster for available devices. An instance should be observed. To see the initial contents of the RAM click the instance then navigate to Processing and click “Read Data from In-System Memory”.

13. To write data you can modify the contents displayed in the window and navigate to Processing “Write Data to In-System Memory”.

14. Demonstrate the following to a TA:

    a. Read the initial contents from the memory after programming.
    b. Write data to an address in the memory using the ISMCE tool.
    c. Show that the modified data has been written to the memory using switches and display it on the LEDs.
    d. Write data using the switches.
    e. Read the updated contents from ISMCE.