THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION TO ATEC SYSTEMS, LLC. THIS INFORMATION MUST BE MAINTAINED IN CONFIDENCE AND USED ONLY IN A MANNER CONSISTENT WITH THE DOCUMENTATION AND ANY EXECUTED NON DISCLOSURE AGREEMENT, AND MAY NOT BE DISCLOSED TO ANY THIRD PERSON WITHOUT ATEC'S WRITTEN CONSENT.

1.400

19.500

R6.500

M10 x 0.5 - 6H ∓4.6

25.000


19.000


5.000

0

0


2.038 12.000 -







ZONE REV

NA







THIS DOCUMENT IS CONTROLLED BY ATEC SYSTEMS, LLC. THE INFORMATION CONTAINED IN THIS DOCUMENT PERTAINS TO A DUAL USE PRODUCT CONTROLLED FOR EXPORT BY THE EXPORT ADMINISTRATION REGULATIONS (EAR). DIVERSION CONTRARY TO US LAW IS PROHIBITED. US DEPARTMENT OF COMMERCE AUTHORIZATION IS NOT REQUIRED PRIOR TO EXPORT OR TRANSFER TO FOREIGN PERSONS OR PARTIES UNLESS OTHERWISE PROHIBITED.

J1 - Interface Pinout

PRELIMINARY RELEASE

1 VIN 5V INPUT BOARD POWER 2 GND SYS BOARD GROUND 3 SDA I2C BUS DATA LINE 4 SCL I2C BUS CLOCK LINE 5 RESET BOARD RESET 6 LSYNC HORIZONTAL LINE TIMING 7 VSYNC VERTICAL LINE TIMING 8 PCLK PIXEL CLOCK 9 TRIG EXTERNAL FRAME SYNCHRONIZATION 10 MCLK MASTER CLOCK			
3 SDA I2C BUS DATA LINE 4 SCL I2C BUS CLOCK LINE 5 RESET BOARD RESET 6 LSYNC HORIZONTAL LINE TIMING 7 VSYNC VERTICAL LINE TIMING 8 PCLK PIXEL CLOCK 9 TRIG EXTERNAL FRAME SYNCHRONIZATION	1	VIN	5V INPUT BOARD POWER
4 SCL I2C BUS CLOCK LINE 5 RESET BOARD RESET 6 LSYNC HORIZONTAL LINE TIMING 7 VSYNC VERTICAL LINE TIMING 8 PCLK PIXEL CLOCK 9 TRIG EXTERNAL FRAME SYNCHRONIZATION	2	GND	SYS BOARD GROUND
5 RESET BOARD RESET 6 LSYNC HORIZONTAL LINE TIMING 7 VSYNC VERTICAL LINE TIMING 8 PCLK PIXEL CLOCK 9 TRIG EXTERNAL FRAME SYNCHRONIZATION	3	SDA	I2C BUS DATA LINE
6 LSYNC HORIZONTAL LINE TIMING 7 VSYNC VERTICAL LINE TIMING 8 PCLK PIXEL CLOCK 9 TRIG EXTERNAL FRAME SYNCHRONIZATION	4	SCL	I2C BUS CLOCK LINE
7 VSYNC VERTICAL LINE TIMING 8 PCLK PIXEL CLOCK 9 TRIG EXTERNAL FRAME SYNCHRONIZATION	5	RESET	BOARD RESET
8 PCLK PIXEL CLOCK 9 TRIG EXTERNAL FRAME SYNCHRONIZATION	6	LSYNC	HORIZONTAL LINE TIMING
9 TRIG EXTERNAL FRAME SYNCHRONIZATION	7	VSYNC	VERTICAL LINE TIMING
	8	PCLK	PIXEL CLOCK
10 MCLK MASTER CLOCK	9	TRIG	EXTERNAL FRAME SYNCHRONIZATION
	10	MCLK	MASTER CLOCK

REVISIONS

APPROVED

GABREO

6/4/2020

J2 - Interface Pinout

1	D0	DATA BIT 0					
2	D1	DATA BIT 1					
3	GND	GND					
4	D2	DATA BIT 2					
5	D3	DATA BIT 3					
6	D4	DATA BIT 4					
7	GND	GND					
8	D5	DATA BIT 5					
9	D6	DATA BIT 6					
10	D7	DATA BIT 7					

	GAbreo CHECKED	DATE 6/4/2020		AILO OTOTLINO, LLO				0821 South Perdue Rd Grain Valley, MO 64029		
	QA		37.5um 80x80 Microbolor 25x25mm Core, All Frame							
All Dimension in mm.	MFG APPROVED		B SIZE	FSCM NO.		DWG NO. 50-0027-	AS-01-1		REV 1	
	ATTROVED		SCALE	2.5:1			SHEET	1 OF 1		

