README.md 2023-12-21

ALU

```
iverilog -o tb_ALU/tb tb_ALU/tb_ALU.v ALU.v
vvp tb_ALU/tb

# open gtkwave to view the waveform
gtkwave tb_ALU/tb_alu.vcd &
```


Benchmark (verifying the correctness)

Shell

```
junweiwang@Juns-MacBook-Pro-4 project % iverilog -o tb_ALU/tb tb_ALU/tb_ALU.v ALU.v
vvp tb_ALU/tb
              15, B=
Add: A=
                                           25, Zero=0
                          10, Result=
              10, B=
Sub : A=
                          AND : A=
              12, B=
                           12, B=
                           5, Result=000000000000000000000000001101, Zero=0
OR : A=
NOR: A=
              12, B=
                           5, Result=11111111111111111111111111110010, Zero=0
               5, B=
                          12, Result=
                                            1, Zero=0
SLT : A=
tb_ALU/tb_ALU.v:63: $finish called at 160000 (1ps)
junweiwang@Juns-MacBook-Pro-4 project % iverilog -o tb_ALU/tb tb_ALU/tb_ALU.v ALU.v
vvp tb ALU/tb
VCD info: dumpfile tb_ALU/tb_alu.vcd opened for output.
                                          0, ALUC=0000, Result=
                    0, A=
At time
                               0, B=
                                                                 0, Zero=1
At time
                 100000, A=
                              15, B=
                                         10, ALUC=0010, Result=
                                                                 25, Zero=0
Add: A=
            15, B=
                       10, Result=
                                      25, Zero=0
At time
                                         15, ALUC=0110, Result=4294967291, Zero=0
                 110000, A=
                               10,
                                 B=
Sub : A=
                       15,
            10, B=
                          5, ALUC=0000, Result=
                                                                 4, Zero=0
At time
                 120000, A=
                              12, B=
AND : A=
            12, B=
                        5,
                          130000, A=
                                          5, ALUC=0001, Result=
At time
                               12, B=
                                                                 13, Zero=0
                         5,
OR : A=
            12, B=
                                          5, ALUC=1100, Result=4294967282, Zero=0
At time
                 140000, A=
                               12, B=
                          NOR: A=
            12, B=
                        5,
At time
                 150000, A=
                               5, B=
                                         12, ALUC=0111, Result=
                                                                 1, Zero=0
                                      1, Zero=0
SLT : A=
             5, B=
                       12, Result=
```

Waveform

README.md 2023-12-21



Documentation

Here's the documentation for the ALU Verilog module:

Module Declaration:

```
module ALU (A, B, ALUC, Zero, Result);
```

This line declares the module's name ALU and specifies its interface, which consists of two 32-bit data inputs (A and B), a 4-bit ALU control input (ALUC), a zero flag output (Zero), and a 32-bit result output (Result).

Port Definitions:

- input [31:0] A;: A 32-bit input representing the first operand for the ALU operations.
- input [31:0] B;: A 32-bit input representing the second operand for the ALU operations.
- input [3:0] ALUC;: A 4-bit ALU control input that determines the operation to be performed on the operands.
- output reg[31:0] Result;: A 32-bit register that holds the result of the ALU operation.
- output Zero;: A single-bit output that is high (1) if the result is zero and low (0) otherwise.

Functionality:

The ALU module performs various arithmetic, logical, and comparison operations based on the ALUC control code. Here's what each part does:

- Arithmetic Operations:
 - Add (ALUC 0010): Adds the two operands (A + B).
 - Subtract (ALUC 0110): Subtracts the second operand from the first (A − B).

README.md 2023-12-21

• Logical Operations:

- AND (ALUC 0000): Performs a bitwise AND on the operands (A & B).
- OR (ALUC 0001): Performs a bitwise OR on the operands (A | B).
- NOR (ALUC 1100): Performs a bitwise NOR on the operands (~(A | B)).

• Comparison Operations:

- Set on Less Than (ALUC 0111): Sets the result to 1 if the first operand is less than the second operand; otherwise, sets to 0 (A < B ? 1 : ∅).
- **Zero Flag**: The **Zero** output is high when the result is 0, providing a quick way to check for a zero result, which is useful for branch and other conditional instructions.

Behavioral Description:

The module uses a combinational always block triggered by changes in any input (A, B, or ALUC). Inside the block, a case statement selects the appropriate operation based on the ALUC control code. The result of the operation is assigned to the Result output, and the Zero flag is updated accordingly.

Usage:

The ALU is a central component in the MIPS CPU, performing calculations required by various instructions. The ALU's operation is controlled by the control unit, which sets the ALUC based on the current instruction's opcode and function fields.

Testing and Verification:

- Ensure each operation is correctly implemented by applying appropriate test vectors, as shown in the testbench.
- Check the Zero flag for correct behavior, especially for corner cases like zero and negative results.

Conclusion:

The ALU module is a fundamental part of the MIPS CPU architecture, providing the necessary computational capabilities. Its design must be efficient and reliable to ensure accurate and fast execution of instructions. Proper documentation and testing are crucial for maintaining and extending the ALU's functionality.