README.md 2023-12-21

DataMemory

```
iverilog -o tb_DataMemory/tb tb_DataMemory.v DataMemory.v
vvp tb_DataMemory/tb
# open gtkwave to view the waveform
gtkwave tb_DataMemory/tb_data_memory.vcd &
```

Benchmark (verifying the correctness)

Shell output


```
1 junweiwang@Juns-MacBook-Pro-4 project % iverilog -o DataMemory_tb/tb DataMemory_tb/DataMemory_tb.v DataMemory.v
2 vvp DataMemory_tb/tb
3 [DEBUG] Initializing data memory
        4 [DEBUG] DataMem[
5 [DEBUG] DataMem[
        2] -> HEX:00000007 BINARY:000000000000000000000000000000111
6 [DEBUG] DataMem[
[DEBUG] DataMem[
        8 [DEBUG] DataMem[
        [DEBUG] DataMem[
        10 [DEBUG] DataMem[
        11 [DEBUG] DataMem[
12 [DEBUG] DataMem[
13 [DEBUG] DataMem[
        14 [DEBUG] DataMem[
        15 [DEBUG] DataMem[
        16 [DEBUG] DataMem[
        17 [DEBUG] DataMem[
18 [DEBUG] DataMem[
        19 [DEBUG] DataMem[
        20 [DEBUG] DataMem[
        21 [DEBUG] DataMem[
        22 [DEBUG] DataMem[
        23 [DEBUG] DataMem[
        24 [DEBUG] DataMem[
25 [DEBUG] DataMem[
        26 [DEBUG] DataMem[
        27 [DEBUG] DataMem[
28 [DEBUG] DataMem[
        [DEBUG] DataMem[
        30 [DEBUG] DataMem[
31 [DEBUG] DataMem[
        [DEBUG] DataMem[
        33 [DEBUG] DataMem[
        34 [DEBUG] DataMem[
        35 [DEBUG] DataMem[
        36 [DEBUG] DataMem[
        37 [DEBUG] DataMem[
        38 [DEBUG] DataMem[
        39 [DEBUG] DataMem[
        40 [DEBUG] DataMem[
        41 [DEBUG] DataMem[
        42 [DEBUG] DataMem[
        43 [DEBUG] DataMem[
        44 [DEBUG] DataMem[
        45 [DEBUG] DataMem[
        46 [DEBUG] DataMem[
        47
[DEBUG] DataMem[
48 [DEBUG] DataMem[
        49 [DEBUG] DataMem[
        50 [DEBUG] DataMem[
51 [DEBUG] DataMem[
        [DEBUG] DataMem[
        [DEBUG] DataMem[
54 [DEBUG] DataMem[
        [DEBUG] DataMem[
         56 [DEBUG] DataMem[
```

README.md 2023-12-21

```
<u>| DEBUG] Datamem</u>
58 [DEBUG] DataMem
           59 [DEBUG] DataMem
           60 [DEBUG] DataMem[
         61 [DEBUG] DataMem[
         62 [DEBUG] DataMem[
           63 [DEBUG] DataMem[
         64 [DEBUG] DataMem[
65 [DEBUG] DataMem[
           66 [DEBUG] DataMem[
         67 [DEBUG] DataMem[
68 [DEBUG] DataMem[
           69 [DEBUG] DataMem[
         70 [DEBUG] DataMem[
71 [DEBUG] DataMem
         671
           [DEBUG] DataMem[
73 [DEBUG] DataMem[
         74 [DEBUG] DataMem[
75 [DEBUG] DataMem[
          76 [DEBUG] DataMem[
         [DEBUG] DataMem[
         77
78 [DEBUG] DataMem[
         79 [DEBUG] DataMem[
         80 [DEBUG] DataMem[
81 [DEBUG] DataMem[
         [DEBUG] DataMem[
83 [DEBUG] DataMem[
         84 [DEBUG] DataMem[
         85
 [DEBUG] DataMem[
           86 [DEBUG] DataMem[
87 [DEBUG] DataMem[
         [DEBUG]
           88
   DataMem
         89 [DEBUG] DataMem[
90 [DEBUG] DataMem[
         91 [DEBUG] DataMem
         871
           92 [DEBUG] DataMem[
         93 [DEBUG] DataMem[
94 [DEBUG] DataMem
         95 [DEBUG] DataMem[
96 [DEBUG] DataMem[
         97 [DEBUG] DataMem[
98 [DEBUG] DataMem[
         99 [DEBUG] DataMem[
         100 [DEBUG] DataMem[
         101 [DEBUG] DataMem[
         102 [DEBUG] DataMem[
         103 [DEBUG] DataMem[
         104 [DEBUG] DataMem[
         [DEBUG] DataMem[
         105
106 [DEBUG] DataMem[
         107 [DEBUG] DataMem[
         108
 [DEBUG] DataMem[
         109 [DEBUG] DataMem[
110 [DEBUG] DataMem[
         111 [DEBUG] DataMem
           112 [DEBUG] DataMem[
         113 [DEBUG] DataMem[
         114 [DEBUG] DataMem
         115 [DEBUG] DataMem[
         116 [DEBUG] DataMem[
117 [DEBUG] DataMem[
         118 [DEBUG] DataMem[
119 [DEBUG] DataMem[
         120 [DEBUG] DataMem[
         121 [DEBUG] DataMem[
         122 [DEBUG] DataMem[
         123 [DEBUG] DataMem[
         124 [DEBUG] DataMem[
         1201 -> HEX:00000000 BINARY:00000000000000000000000000000000Enable = 0. WriteData =
 a5a5a5a5, MemData = a5a5a5a5
        120000, Address = 20, WriteEnable = 1, WriteData = 12345678, MemData = a5a5a5a5
125 At time
        125000, Address = 20, WriteEnable = 1, WriteData = 12345678, MemData = 000000000 130000, Address = 20, WriteEnable = 0, WriteData = 12345678, MemData = 000000000
126 At time
127 At time
        135000, Address = 20, WriteEnable = 0, WriteData = 12345678, MemData = 12345678
128 At time
129 DataMemory_tb/DataMemory_tb.v:58: $finish called at 140000 (1ps)
130 junweiwang@Juns-MacBook-Pro-4 project %
```

Waveform

README.md 2023-12-21



Documentation

Module Declaration:

```
module DataMemory (clock, address, WriteEnable, WriteData, MemData);
```

This line declares the module's name DataMemory and specifies its interface, which consists of a clock input, an address input, a write enable signal, a data input for writing, and a data output for reading.

Port Definitions:

- input clock;: The clock signal input. Memory operations are synchronized with the positive edge of this clock.
- input WriteEnable;: A signal that controls whether data should be written to the memory. When high (1), the module will perform a write operation.
- input [6:0] address;: A 7-bit address input that specifies the memory address where data should be read from or written to. Only the upper 5 bits ([6:2]) are used to index memory, as explained in the comments within the module.
- input [31:0] WriteData;: A 32-bit input that contains the data to be written into the memory location specified by the address input when write operations are enabled.
- output reg [31:0] MemData;: A 32-bit register that stores the data read from the memory at the specified address.

Memory Declaration:

```
reg [31:0] Mem[0:127]; //32 bits memory with 128 entries
```

This line declares a 128-entry array of 32-bit registers, representing the memory. Each entry corresponds to a word of memory.

README.md 2023-12-21

Initialization:

The initial block sets all memory entries to 0 and then initializes the first three locations with specific values. It also includes debug messages to display the initial state of the memory.

Functional Description:

- Write Operation: On the positive edge of the clock, if WriteEnable is high, the module writes the value from WriteData into the memory location specified by the upper 5 bits of the address input.
- **Read Operation**: On the positive edge of the clock, irrespective of the **WriteEnable** signal, the module updates the MemData output with the value from the memory location specified by the upper 5 bits of the address input.

Addressing Explanation:

The module uses address [6:2] to index the memory array. This technique reflects word-aligned memory addressing commonly used in 32-bit systems. By using only the upper 5 bits of the 7-bit address, the module effectively addresses memory in 4-byte (32-bit) increments, which is consistent with the word size of the memory.

Overall Functionality:

The DataMemory module simulates a simple RAM-like memory block in a digital system. It responds to a clock signal for synchronized read and write operations. The memory can be written to when the WriteEnable signal is high. It continually provides the data at the current address on the MemData output, allowing for data to be read every clock cycle.

Example Usage:

This module could be used in a CPU design as part of the data path, where it would serve as the main data memory, storing and providing access to operands, intermediate results, and other data necessary for program execution. The ability to selectively write or read based on the WriteEnable signal allows for versatile memory operation within larger system architectures.