

FDE MIDTERM REPORT

Name Display, UFDE & Rabbit, SMIMS Engine, FDE-CLI, I2C

Jimmy Wang (王俊歲) 22302016002

AGENDA

- 1. Experiment 1: Name Display**
- 2. Experiment 2: Introduction**
- 3. SMIMS VLFD Driver in Rust**
- 4. SMIMS Engine**
- 5. FDE-CLI**
- 6. I2C**

NAME DISPLAY

Objective

- Display our name on the 7-segment text LCD

Methodology

- Generate the Verilog code for each sentence to be displayed
- For each sentence
 - Generate a Verilog case block that assigns values to temporary registers (tmp0, tmp1, ...)
- A multiplexer selects which sentence (temporary register) to display

SCRIPT

```
def verilog_case_block(sentence, tmp_name):
    lines = []
    lines.append("// Case block for {tmp_name} representing \"{}\"")
    lines.append("always @(cnt_lcd)")
    lines.append("    case(cnt_lcd[5:1])")
    for i, ch in enumerate(sentence):
        # Compute mapped value by subtracting 0x20 from the ASCII value.
        mapped_val = ord(ch) - 0x20
        mapped_hex = f"{mapped_val:02X}"
        index_hex = f"{i:X}" # index in hex (e.g. 0, 1, 2, ... in hex)
        # Use "space" as comment if the character is a space.
        comment = "space" if ch == " " else ch
        lines.append(f"        h{index_hex} : {tmp_name} = 'h{mapped_hex}; // {comment}")
    lines.append("    default : " + tmp_name + " = 'h00;")
    lines.append("endcase")
    return "\n".join(lines)
```

Generating the case block for each character in the string

```
# Generate a case block for each sentence.
verilog_sentences = []
for idx, sentence in enumerate(sentences):
    tmp_name = f"tmp{idx}"
    verilog_sentences.append(verilog_case_block(sentence, tmp_name))
    verilog_sentences.append("") # Blank line for separation

# Generate the multiplexer block that chooses which sentence to output.
mux_lines = []
mux_lines.append("// Multiplexer to select the active sentence output")
mux_lines.append("always @(posedge clk or posedge rst)")
mux_lines.append("    if (rst)")
mux_lines.append("        lcd_db <= 0;")
mux_lines.append("    else if (lcd_en)")
mux_lines.append("        case(sentence_sel)")
for idx in range(len(sentences)):
    mux_lines.append(f"            {idx} : lcd_db <= tmp{idx};")
mux_lines.append("            default : lcd_db <= 0;")
mux_lines.append("        endcase")
mux_lines.append("    else")
mux_lines.append("        lcd_db <= 0;")

# Generate the clocked counter block that increments cnt_lcd and the sentence selector.
counter_lines = []
counter_lines.append("// Counter and sentence selector update block")
counter_lines.append("always @(posedge clk or posedge rst)")
counter_lines.append("    if (rst) begin")
```


Generating the multiplexer for the temporary registers

Script Input

```
# List of sentences to output.  
sentences = [  
    "Hello, Fudan!",  
    "Jimmy Wang or",  
    "Jun Wei Wang",  
    "From school of Software!"  
]
```

Script input


Rabbit Output



DEMO: Rabbit output results


EXPERIMENT RESULTS

EXPERIMENT 2




Main topics


- UDFE & Rabbit compiled on MacOS
- SMIMS Engine
- SMIMS VLFD Driver Reimplemented in Rust
- FDE-CLI
- I2C



UFDE & RABBIT ON MACOS (ARM)



UFDE compiled on MacOS



Rabbit Compiled on MacOS



Contributors (4)

- Mxcin Mxcin
- Oxtaruhi Zhengyi Zhang
- jwwang2003 Jimmy Wang (王俊威)
- Starryskyz Starryskyz

Contributors (3)

- Oxtaruhi Zhengyi Zhang
- Meowcc Sijing Yang
- jwwang2003 Jimmy Wang (王俊威)

SMIMS ENGINE



DEMO

```
<design name="name_display">
  <port name="lcd_db[0]" position="P7"/>
  <port name="lcd_db[1]" position="P6"/>
  <port name="lcd_db[2]" position="P5"/>
  <port name="lcd_db[3]" position="P4"/>
  <port name="lcd_db[4]" position="P9"/>
  <port name="lcd_db[5]" position="P8"/>
  <port name="lcd_db[6]" position="P16"/>
  <port name="lcd_db[7]" position="P15"/>
  <port name="clk" position="P77"/>
  <port name="rst" position="P151"/>
  <port name="lcd_en" position="P11"/>
  <port name="lcd_rst" position="P18"/>
</design>
```

Raw data from RabbitReadData.txt

VeriComm FPGA IO Pins		VeriComm FPGA IO Pins	
	Input		Output
VeriComm	Physical Pin	VeriComm	Physical Pin
clk	P77		
input 0	P151	output 0	P7
input 1	P148	output 1	P6
input 2	P150	output 2	P5
input 3	P152	output 3	P4
input 4	P160	output 4	P9
input 5	P161	output 5	P8
input 6	P162	output 6	P16
input 7	P163	output 7	P15
input 8	P164	output 8	P11
input 9	P165	output 9	P10

VeriComm FPGA IO Pins

	Input		Output
VeriComm	Physical Pin	VeriComm	Physical Pin
clk	P77		
input 0	P151	output 0	P7
input 1	P148	output 1	P6
input 2	P150	output 2	P5
input 3	P152	output 3	P4
input 4	P160	output 4	P9
input 5	P161	output 5	P8
input 6	P162	output 6	P16
input 7	P163	output 7	P15
input 8	P164	output 8	P11
input 9	P165	output 9	P10

Mapping spreadsheet

- lcd_db[0] ~ lcd_db[7] → output[0] ~ output[7]
- rst → input[0]
- lcd_rst → output[8]

indices mapped to
one bit on the data
read from the FIFO
(little endian)

DEMO

```
000000000111111111111111111111111111111111111111111111111111011000101000
0000000001111111111111111111111111111111111111111111111111111111011100000000
00000000011111111111111111111111111111111111111111111111111111111101100100101
000000000111111111111111111111111111111111111111111111111111111111011100000000
...
```

Raw data from RabbitReadData.txt

- lcd_db[0] ~ lcd_db[7] → output[0] ~ output[7]
- rst → input[0]
- lcd_rst → output[8]

4	3	2	1
0000000	0011111	1111111	1111111
1111111	1111111	1111111	11110110
00101000			00101000
0000000	0011111	1111111	11110111
1111111	1111111	1111111	11110111
0000000	0011111	1111111	11110110
1111111	1111111	1111111	01000101
0000000	0011111	1111111	11110111
1111111	1111111	1111111	00000000

Raw	Hex
00101000	0x28
00000000	0x00
01000101	0x45
00000000	0x00



H

e


...

SMIMS ENGINE SUMMARY

- Has two FIFOs (TX & RX) of size 1024x16
- Each set of data is 64 bits long so it takes up four slots in each FIFO
- The number of items in the FIFO determines the number of "tick tocks"
- For each entry in the TX FIFO, expect its response from the RX FIFO
- Data read from the USB driver is in little-endian format (split into byte chunks, read from rightmost chunk)



SMIMS VLFD DRIVER IN RUST



Implemented SMIMS VeriComm API #4

Merged Oxtaruhi merged 2 commits into `Oxtaruhi:main` from `jwwang2003:main` 2 weeks ago

Conversation 4 Commits 2 Checks 0 Files changed 7

`+564 -46`

jwwang2003 commented 2 weeks ago
VLFD IO Open & Close implemented, but IO Write Read TBD.

Oxtaruhi
No one assigned
Labels

UFDE PR for VeriComm API

<https://github.com/0xtaruhi/ufde-next/pull/4>


vlfds-rs Public

A Rust implementation of the SMIMS VLFD engine driver.

Rust 1 Updated 2 weeks ago

GitHub repo for VLFD driver

<https://github.com/jwwang2003/vlfd-rs>



FEATURES

Data Transfer API

- `SMIMS_FIFO_Write` (device_handler/fifo_write)
- `SMIMS_FIFO_Read` (device_handler/fifo_read)

Implementation Check List (Transfer API)

Command API

- `SMIMS_SyncDelay` (device_handler/sync_delay)
- `SMIMS_CommandActive` (device_handler/command_active)
- `SMIMS_CFGSpaceRead` (device_handler/read_cfg)
- `SMIMS_CFGSpaceWrite` (device_handler/write_cfg)
- `SMIMS_FGPAProgrammerActive` (device_handler/activate_fpga_programmer)
- `SMIMS_VeriCommActive` (device_handler/activate_vericom)
- `SMIMS_VeriInstrumentActive` (device_handler/activate_veri_instrument)
- `SMIMS_VeriLinkActive` (device_handler/activate_verilink)
- `SMIMS_VeriSoCActive` (device_handler/activate_veri_soc)
- `SMIMS_VeriCommProActive` (device_handler/activate_vericom_pro)
- `SMIMS_VeriSDKActive` (device_handler/activate_veri_sdk)
- `SMIMS_FlashReadActive` (device_handler/activate_flash_read)
- `SMIMS_FlashWriteActive` (device_handler/activate_flash_write)

Implementation Check List (Command API)

ezIF (Easy Interface)

The EasyInterface (used by Rabbit) is wrapper ontop of the SMIMS FIFO.

- `VLFD_IO_ProgramFPGA`
- `VLFD_IO_Open` (device_handler/io_open)
- `VLFD_IO_WriteReadData` (device_handler/io_write_read_data)
- `VLFD_IO_Close` (device_handler/io_close)

Implementation Check List (ezIF)

Encrypt API

- `SMIMS_EncryptTableRead` (device_handler/encrypt_table_read)
- `SMIMS_EncryptTableDecode` (device_handler/decoded_encrypt_table)
- `SMIMS_EncryptData` (device_handler/encrypt)
- `SMIMS_DecryptData` (device_handler/decrypt)
- `SMIMS_EncryptCopy` (Optional)
- `SMIMS_DecryptCopy` (Optional)
- `SMIMS_LicenseGen` (Optional)

Implementation Check List (Encryption API)


and more...

Future Work

- Finish implementing LicenceGen & serial functions
- Device context (API natively support multi-device)
- Handle asynchronous events (device unplug, etc.)
- Handle errors (prevent segmentation faults)



C++ VS RUST VS JS



Aspect	C++	Rust	JavaScript (TypeScript)
Type	Compiled, OOP	Compiled, Systems	Interpreted/Compiled, Dynamic
Memory Management	Manual (pointers)	Ownership model, no GC	Automatic Garbage Collection
Performance	Very High (system-level)	High (performance, safety)	Medium (depends on V8 engine)
Concurrency	Manual threads, parallelism	Safe concurrency (async/await)	Async with event loop
Ease of Learning	Hard	Moderate	Easy (TypeScript improves JS)
Tooling	Excellent (IDE support)	Excellent (Cargo, rustfmt)	Excellent (VS Code, NPM)
Ecosystem	Mature	Growing, strong for systems	Huge (Node.js, NPM)
Use Case	High-performance apps	Systems programming	Web development, Async I/O
Integration in Node.js	Native Addons (node-gyp)	FFI, WebAssembly	Native, main language for Node.js
Asynchronous Support	Manual handling (threads)	Advanced async/await	Native async/await, Promises

FDE-CLI

Features

- Aims to offer a “GDB like” debugging experience
- Manage multiple FDE boards
- Debug SMIMS engine
- Manage project files
- Downloading bitstream & fine grain control over SMIMS engine FIFO
- Almost everything Rabbit has to offer, except virtual components & GUI

```
~/Documents/FDU_FPGA/fde_cli main !23 ?8 base 10:04:01
> target/aarch64-apple-darwin/release/fde_cli
( ) ( ) \( ) / ( ) ( )
) ) ) D ( ) ( ) ( ( )
( ) ( ) / ( ) ( ) ( )
\ ( ) \ ( ) / ( ) ( )

Brought to you by Jimmy Wang
>>
```

Screenshot of FDE-CLI




Limitations of Rabbit


- Poor cross-platform compatibility
- Virtual components on Rabbit are limited
- No “fine-grain” control over IO on Rabbit
- Not scriptable

What FDE-CLI offers?

- Better cross-platform compatibility
- SMIMS driver natively in Rust
- More versatility in terms of the processing of IO data from SMIMS’s FIFO
- Fine grain control over the data sent & read
- Scripting



FDE-CLI STRUCTURE



IOPort & Port structs & implementations

src	
helper	
bitstream.rs	1
cli_commands.rs	
constraints.rs	
mod.rs	
smims_cfg.rs	
ports	
mod.rs	5
parse.rs	
table.rs	
utilities	
fifo.rs	6, U
mod.rs	U
vlfd	
cfg.rs	M
constants.rs	1, M
device_handler.rs	M
helper.rs	U
mod.rs	M
program_handler.rs	1, M
README.md	M
serial.rs	9+, M
structs.rs	U
usb_handler.rs	M
cli.rs	7, M
constants.rs	
file_parser.rs	2, U
main.rs	
manager.rs	M

FDE-CLI folder structure

FDE-CLI DEMO

DISCOVERY

FDE board discovery

- FDE-CLI can recognize & differentiate multiple FDE boards
- Each detected FDE board can be indexed (0~n boards connected)
- We can “mount” or “unmount” the FDE board(s)

```
junweiwang@Juns-MacBook-Pro:~/Documents/FDU_F/fde_Cli
> target/aarch64-apple-darwin/release/fde_cli
(____)(____\____) /____)(____)
 )_) ) D ( ) _) ( (____/(_/\_)(
(____) (____/(____) \____)\____/(____)

Brought to you by Jimmy Wang

>> lsusb
Found 4 USB devices:
Bus 000 Device 004: ID 046d:c547 Serial: 00000000
Bus 000 Device 003: ID 2200:2008 Serial: 00000000
Bus 000 Device 002: ID 2109:0817 Serial: 00000000
Bus 000 Device 001: ID 2109:2817 Serial: 00000000
>> discover
Listing detected FDE boards...
0 | Bus 000 Device 003: ID 2008:2200 Serial: 00000000
Mount a FDE device by calling `mount i`
>> mount 0
>> unmount 0
>> quit
Thanks for using my software...

junweiwang@Juns-MacBook-Pro:~/Documents/FDU_F/fde_Cli
```

PROJECTS & RECIPES

Similar to UFDE & Rabbit

- FDE-CLI has its own project management system
- Projects refer to user imported projects
- Recipes are built in project demos
- In the future, projects/recipes can also have scripts in them

```
target/aarch64-apple-darwin/release/fde_cli


Brought to you by Jimmy Wang

>> ls_proj
Listing discovered projects/recipies:
No projects found
Recipes
[
  {
    "folder": "name_display",
    "folder_path": "recipes/name_display",
    "dc_bit": "recipes/name_display/name_display_dc_bit.bit",
    "cons": "recipes/name_display/name_display_cons.xml",
    "meta": "recipes/name_display/name_display_meta.json"
  },
  {
    "folder": "afifo_test",
    "folder_path": "recipes/afifo_test",
    "dc_bit": "recipes/afifo_test/afifo_test_dc_bit.bit",
    "cons": "recipes/afifo_test/afifo_test_cons.xml",
    "meta": "recipes/afifo_test/afifo_test_meta.json"
  }
]
>> |
```

LOADING A PROJECT/RECIPE

Interpreting constraints & detecting IO ports

- FDE-CLI can parse and interpret constraint files & bitstreams
- FDE-CLI has a regex mechanism that detects whether an IO port is a single data line or is part of an array
 - Useful later when observing how data changes




```
target/aarch64-apple-darwin/release/fde_cli
>> load_proj name_display
Loaded recipe name_display
Reading constraints...
Constraints (port name, position)
lcd_db[0], P7
lcd_db[1], P6
lcd_db[2], P5
lcd_db[3], P4
lcd_db[4], P9
lcd_db[5], P8
lcd_db[6], P16
lcd_db[7], P15
clk, P77
rst, P151
lcd_en, P11
lcd_rst, P18
Reading bitstream...
Preview bitstream:
[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 43673, 21862, 43673, 21862, 12288,
32769, 0, 7]
Port { name: "lcd_db[0]", pin_name: "P7", pin_index: 0, value: false }
Port { name: "lcd_db[1]", pin_name: "P6", pin_index: 1, value: false }
Port { name: "lcd_db[2]", pin_name: "P5", pin_index: 2, value: false }
Port { name: "lcd_db[3]", pin_name: "P4", pin_index: 3, value: false }
Port { name: "lcd_db[4]", pin_name: "P9", pin_index: 4, value: false }
Port { name: "lcd_db[5]", pin_name: "P8", pin_index: 5, value: false }
Port { name: "lcd_db[6]", pin_name: "P16", pin_index: 6, value: false }
Port { name: "lcd_db[7]", pin_name: "P15", pin_index: 7, value: false }
Port { name: "clk", pin_name: "P77", pin_index: -1, value: false }
Port { name: "rst", pin_name: "P151", pin_index: 0, value: false }
Port { name: "lcd_en", pin_name: "P11", pin_index: 8, value: false }
Port { name: "lcd_rst", pin_name: "P18", pin_index: 11, value: false }
>> |
```

FDE-CLI DEMO NAME DISPLAY

Objective

- FDE device discovery
- Loading a project/recipe
- Programming a FDE board
- Running for 4 cycles & printing the output



The screenshot shows a terminal window titled "target/aarch64-apple-darwin/release/fde_cli". The command "target/aarch64-apple-darwin/release/fde_cli" is run from the directory "~/Documents/FDU_F/fde_cli". The output consists of several sets of nested parentheses and backslashes, followed by the text "Brought to you by Jimmy Wang" and a double arrow symbol.

```
target/aarch64-apple-darwin/release/fde_cli
~/Documents/FDU_F/fde_cli > target/aarch64-apple-darwin/release/fde_cli
(____)(____\____) /____)(____
)____) ) D ( ) __) (____ /____)(____
____) (____/(____) \____)\____/(____
Brought to you by Jimmy Wang
>> |
```

FDE-CLI DEMO NAME DISPLAY

Explanation

- Each table is the resulting IO state of each clock cycle
- Notice how in these four clock cycles, we see "H" and "e" being outputted on the data bus
- We can expect to see "llo" if we run for 6 more cycles

```
junweiwang@Juns-MacBook-Pro:~/Documents/FDU_FPGA/fde_cli
```

io_type	port_name	data
OUTPUT	lcd_RST	0
OUTPUT	lcd_en	1
INPUT	rst	0
OUTPUT	lcd_db	0

io_type	port_name	data
OUTPUT	lcd_RST	0
OUTPUT	lcd_en	0
INPUT	rst	0
OUTPUT	lcd_db	40

40 = 0x20 (H)

io_type	port_name	data
OUTPUT	lcd_RST	0
OUTPUT	lcd_en	1
INPUT	rst	0
OUTPUT	lcd_db	0

io_type	port_name	data
OUTPUT	lcd_RST	0
OUTPUT	lcd_en	0
INPUT	rst	1
OUTPUT	lcd_db	69

69 = 0x45 (e)

```
>> quit  
Thanks for using my software...
```



Snapshot of output of the output of name display FDE CLI demo

FDE-CLI FUTURE PLANS



Future to-do:

- Multi-threading (to interact with multiple FDE boards at the **same time**)
- Multi-threading to support polling data from a AFIFO
- Support scripts (similar to DC's .tcl file)
- Better error handling
- Handle asynchronous events (s.a. USB unplug)
- ...




I2C

(*Inter-Integrated Circuit*)

GROWING PAINS

Timing Issues

- Qt::PreciseTimer & thread::sleep (Rust) suffer from precision issues
- At high frequencies, we might observe jitters (fluctuations in timing)
- Windows/MacOS is definitely not a **real-time operating system (RTOS)**, and most Linux machines aren't either



Video of **jitters** observed from the SMIMS clock at high frequencies

Rabbit

- Rabbit does not have any virtual component(s) for reading & writing (hex/binary data) to and from registers
- No fine-control over the processing of data received & transmitted on every clock cycle
- No scripting / automation

FDE board has two clocks


- SMIMS engine clock (P77)
- Internal 30MHz clock (P185)
- Have I2C running on the 30MHz oscillator
- Use an asynchronous FIFO between I2C module & SMIMS engine

Software


- To accurately interact with my I2C module using AFIFOs, I need to build my own program to write & read from SMIMS engine FIFO
- Hence, the need for FDE-CLI

SOLUTION

I2C MODULE TOPOLOGY



The 5-layer networking model



The proposed topology for my I2C module

I2C OPEN-DRAIN

Open-Drain Configuration

- **N-channel MOSFET:** This configuration uses an N-channel MOSFET to drive the SDA/SCL lines.
 - **When the MOSFET is off** the signal line is left "floating" and is pulled **high** by the pull-up resistor, representing **logic HIGH**.
 - **When the MOSFET is on**, the signal is pulled **low** (GND), representing **logic LOW**.
 - Based on 2N7000 N-channel MOSFET





Figure 3. Pulling the Bus Low With An Open-Drain Interface

TI documentation of open-drain I2C configuration




An open-drain configuration implemented on a breadboard

BIT CONTROLLER

Bit Controller Responsibilities

- Handles raw signal interpretation and bus control
- Deals with Start/Stop conditions, ACK/NACK signals
- **Filters**, manages **clock skew**, and handles **arbitration**
- Comprises of the bit controller module itself & two tri-state buffer modules (for SDA & SCL)




SDA & SCL signal transitions for the 5 conditions

BIT CONTROLLER


Filters, Clock Skew, and Arbitration in the I2C Bit Command Controller

- **Filters:** Ensures clean, noise-free signal transitions
- **Clock Skew Management:** Synchronizes clock signals between masters to ensure accurate data transfer
- **Arbitration Handling:** Resolves bus conflicts in multi-master setups, preventing data corruption

I2C DEMO BIT CONTROLLER




Bit controller: start command



Bit controller: stop command


I2C DEMO BIT CONTROLLER



FDE-CLI DEMO AFIFO

Objective

- Demo an asynchronous FIFO implemented on FDE
 - Two AFIFOs (TX & RX) linked to each other
 - Foundation for I2C module in the future
- **Clock-domain FIFO**
 - SMIMS engine clock based on FDE-CLI
 - Internal 30MHz clock driving the I2C module
- Write & read “1”, “2”, “3” to & from the AFIFO



The screenshot shows a terminal window with the following content:

```
target/aarch64-apple-darwin/release/fde_cli
~/Documents/FDU_FPGA/fde_cli main !23 ?8
> target/aarch64-apple-darwin/release/fde_cli
( ) ( ) \( ) / ( ) ( )
) ) ) D ( ) _ ( ( _ / ( )
( ) ( _ / ( ) \ ( ) \ ( ) / ( )
Brought to you by Jimmy Wang
>> [pink square]
```

The terminal window title is "target/aarch64-apple-darwin/release/fde_cli". The command entered is "target/aarch64-apple-darwin/release/fde_cli". The output shows several pairs of parentheses and underscores, followed by the text "Brought to you by Jimmy Wang" and a pink square at the end.

```

16 # Pause for one clock cycle
17 0x0400
18 0x0000
19 0x0000
20 0x0000
21
22 # Send '1' to FIFO
23 0x0C01
24 0x0000
25 0x0000
26 0x0000
27
28 # Send '2' to FIFO
29 0x0C02
30 0x0000
31 0x0000
32 0x0000
33
34 # Send '3' to FIFO
35 0x0C03
36 0x0000
37 0x0000
38 0x0000

```

Data sent to SMIMS TX FIFO

io_type	port_name	data
INPUT	rst	0
INPUT	i_wdata	1
INPUT	i_rd	1
OUTPUT	fifo_1_w_full	0
OUTPUT	o_rempy	0
OUTPUT	o_wfull	0
INPUT	nReset	0
INPUT	i_wr	1
OUTPUT	o_rdata	1
io_type	port_name	data
INPUT	rst	0
INPUT	i_wdata	0
INPUT	i_rd	1
OUTPUT	fifo_1_w_full	0
OUTPUT	o_rempy	0
OUTPUT	o_wfull	0
INPUT	nReset	0
INPUT	i_wr	1
OUTPUT	o_rdata	0
io_type	port_name	data
INPUT	rst	0
INPUT	i_wdata	0
INPUT	i_rd	1
OUTPUT	fifo_1_w_full	0
OUTPUT	o_rempy	0
OUTPUT	o_wfull	0
INPUT	nReset	0
INPUT	i_wr	1
OUTPUT	o_rdata	0
io_type	port_name	data
INPUT	rst	0
INPUT	i_wdata	3
INPUT	i_rd	1
OUTPUT	fifo_1_w_full	0
OUTPUT	o_rempy	0
OUTPUT	o_wfull	0
INPUT	nReset	0
INPUT	i_wr	1
OUTPUT	o_rdata	2
io_type	port_name	data
INPUT	rst	0
INPUT	i_wdata	3
INPUT	i_rd	1
OUTPUT	fifo_1_w_full	0
OUTPUT	o_rempy	0
OUTPUT	o_wfull	0
INPUT	nReset	0
INPUT	i_wr	1
OUTPUT	o_rdata	3

FUTURE WORK

Hardware wise

- Finish the I2C controller & byte controller modules
- Solder an open-drain circuit for the two signal lines (SDA & SCL)


Software wise

- Finish implementing basic features for FDE-CLI
- Integrate with FDE board with a AFIFO for cross-clock domain data sharing
- Finish implementing my I2C IP with FDE-CLI
- Experiment with communicating with some real I2C modules (temperature sensors, etc.)

OPEN SOURCE


FDE Project

- <https://github.com/jwwang2003/fde-project>




FDE-CLI

- <https://github.com/jwwang2003/fde-cli>



VLFD-RS

- <https://github.com/jwwang2003/vlfd-rs>



GitBook Blog

- <https://junweiwangs-organization.gitbook.io/fpga-stuff/i2c-protocol/i2c>

THANKS FOR LISTENING
