



Reverse Engineering x86 Processor Microcode

CanSecWest 2018

Marc 16, 2018, Vancouver, Canada

Philipp Koppe, Benjamin Kollenda, Marc Fyrbiak, Christian Kison,
Robert Gawlik, Christof Paar, Thorsten Holz

Horst Görtz Institute for IT-Security
Ruhr-Universität Bochum
<firstname.lastname>@rub.de

emproof
www.emproof.de

- What is microcode?
- Architectural crash course
- Analysis
- Demo

- What is microcode?
- Architectural crash course
- Analysis
- Demo

What is microcode?

- Firmware for the processor

What is microcode?

- Firmware for the processor
 - Instruction decoding

What is microcode?

- Firmware for the processor
 - Instruction decoding
 - Fix CPU bugs

What is microcode?

- Firmware for the processor
 - Instruction decoding
 - Fix CPU bugs
 - Exception handling

- Firmware for the processor
 - Instruction decoding
 - Fix CPU bugs
 - Exception handling
 - Power Management

- Firmware for the processor
 - Instruction decoding
 - Fix CPU bugs
 - Exception handling
 - Power Management
 - Complex features (Intel SGX)

C3

ret

C3

ret

48 b8 88 77 66 55
44 33 22 11

movabs rax,0x1122334455667788

C3

ret

48 b8 88 77 66 55
44 33 22 11

movabs rax,0x1122334455667788

64 ff 03

inc DWORD PTR fs:[ebx]

C3	ret
48 b8 88 77 66 55	movabs rax ,0x1122334455667788
44 33 22 11	
64 ff 03	inc DWORD PTR fs : [ebx]
64 67 66 f0 ff 03	lock inc WORD PTR fs : [bx]

C3	ret
48 b8 88 77 66 55	movabs rax ,0x1122334455667788
44 33 22 11	
64 ff 03	inc DWORD PTR fs:[ebx]
64 67 66 f0 ff 03	lock inc WORD PTR fs:[bx]
2e c4 e2 71 96 84	vfmaddsub132ps xmm0 , xmm1 ,
be 34 23 12 01	xmmword ptr cs: [esi + edi * 4 + 0x11223344]

pop [ebx]

```
pop [ebx]
```



```
load temp, [esp]
store [ebx], temp
add esp, 4
```

Microcode updates are used to fix CPU bugs



Microcode updates are used to fix CPU bugs




Microcode updates are used to fix CPU bugs




Microcode updates are used to fix CPU bugs





Microcode updates are used to fix CPU bugs




- What is microcode?
- Architectural crash course
- Analysis
- Demo












Microcode Engine (Vector Decoder)



Microcode Engine (Vector Decoder)




Microcode Engine (Vector Decoder)



- Kernel mode
- Load microcode update into RAM
- Write virtual address to MSR 0xC0010020
- Microcode patches not persistent

B↓ Bit→	0	31	32	63
0	date			patch ID
8	patch block len init			checksum
16	northbridge ID			southbridge ID
24	CPUID			magic value
32	match register 0			match register 1
40	match register 2			match register 3
48	match register 4			match register 5
54	match register 6			match register 7
64	triad 0, microinstruction 0			
72	triad 0, microinstruction 1			
80	triad 0, microinstruction 2			
88	triad 0, sequence word		triad 1 ...	

B↓ Bit→	0	31	32	63
0	date			patch ID
8	patch block len init			checksum
16	northbridge ID			southbridge ID
24	CPUID			magic value
32	match register 0			match register 1
40	match register 2			match register 3
48	match register 4			match register 5
54	match register 6			match register 7
64	triad 0, microinstruction 0			
72	triad 0, microinstruction 1			
80	triad 0, microinstruction 2			
88	triad 0, sequence word		triad 1 ...	



- What is microcode?
- Architectural crash course
- Analysis
- Demo

- CPUs updatable

- CPUs updatable
- Update drivers in Linux kernel

- CPUs updatable
- Update drivers in Linux kernel
- Microcode updates

- CPUs updatable
- Update drivers in Linux kernel
- Microcode updates
- Update file format

- CPUs updatable
- Update drivers in Linux kernel
- Microcode updates
- Update file format
- Hints that there is no strong crypto

00000000	02062004	00000039	00208000	3e331cf0	00000000	00000000	00000000	aaaaaa00
00000020	00000644	00000140	ffffffffff	ffffffffff	ffffffffff	ffffffffff	ffffffffff	ffffffffff
00000040	00fffbff	fd9035c3	a9fe7bf8	3f0fff0f	c7ffdffe	3c03bc1e	00d57a80	fffffe14
00000060	eb1fe1fe	ff3cf64c	807f879f	f0266027	18feld74	6abd2000	e7ffffbc0	0ff0f3f0
00000080	9fffee3f	1bc3e440	07fc01fe	ff0dfe00	ebe00035	3fe00ff0	f86ff007	ff803fc0
000000a0	elbfc01f	fe00ff03	86ff007f	78001a30	f007f81f	37f803fc	c01fe07f	dfe00ff0
000000c0	007f81ff	7f803fc3	000f7ffc	03fc0ff8	fc01fe1b	0ff03fe0	f007f86f	3fc0ff80
000000e0	c01felbf	07bffe00	fe07fc01	00ff0dfe	f81ff007	03fc37f8	e07fc01f	0ff0dfe0
00000100	dfff0003	03fe00ff	7f86ff00	f803fc	felbfc01	3fe00ff0	f86ff007	ff8001ef
00000120	ff007f81	c37f803f	fc01fe07	0dfe00ff	f007f81f	37f803fc	c000f7ff	803fc0ff
00000140	bfc01fel	00ff03fe	ff007f86	03fc0ff8	fc01fe1b	007bfffe0	1fe07fc0	e00ff0df
00000160	7f81ff00	803fc37f	fe07fc01	00ff0dfe	3dff0000	f03fe00f	07f86ff0	c0ff803f
00000180	1felbfc0	03fe00ff	7f86ff00	ff8001e	1ff007f8	fc37f803	7fc01fe0	f0dfe00f
000001a0	ff007f81	c37f803f	fc000ff7	f803fc0f	lbfc01fe	e00ff03f	6ff007f8	803fc0ff
000001c0	bfc01fel	0007bffe	01fe07fc	fe00ff0d	07f81ff0	f803fc37	1fe07fc0	e00ff0df
000001e0	03dff00	ff03fe00	007f86ff	fc0ff803	01felbfc	f03fe00f	07f86ff0	effff8001
00000200	81ff007f	3fc37f80	7fc01fe	ff0dfe00	1ff007f8	fc37f803	ffcc000f7	ff803fc0
00000220	elbfc01f	fe00ff03	86ff007f	f803fc0f	lbfc01fe	e0007bff	c01fe07f	dfe00ff0
00000240	007f81ff	7f803fc3	01fe07fc	fe00ff0d	003dff00	0ff03fe0	f007f86f	3fc0ff80
00000260	c01felbf	ff03fe00	007f86ff	lefff800	f81ff007	03fc37f8	e07fc01f	0ff0dfe0
00000280	81ff007f	3fc37f80	7fffc000f	0ff803fc	felbfc01	3fe00ff0	f86ff007	ff803fc0
000002a0	elbfc01f	fe0007bf	fc01fe07	0dfe00ff	f007f81f	37f803fc	c01fe07f	dfe00ff0
000002c0	0003dfff	00ff03fe	ff007f86	03fc0ff8	fc01fe1b	0ff03fe0	f007f86f	01effff80
000002e0	7f81ff00	803fc37f	fe07fc01	00ff0dfe	f81ff007	03fc37f8	f7ffc000	c0ff803f
00000300	1felbfc0	03fe00ff	7f86ff00	0ff803fc	felbfc01	ffe0007b	7fc01fe0	f0dfe00f
00000320	ff007f81	c37f803f	fc01fe07	0dfe00ff	f0003dff	e00ff03f	6ff007f8	803fc0ff
00000340	bfc01fel	00ff03fe	ff007f86	001effff8	07f81ff0	f803fc37	1fe07fc0	e00ff0df
00000360	7f81ff00	803fc37f	0f7ffc00	fc0ff803	01felbfc	f03fe00f	07f86ff0	c0ff803f
00000380	1felbfc0	bffe0007	07fc01fe	ff0dfe00	1ff007f8	fc37f803	7fc01fe0	f0dfe00f
000003a0	ff0003df	fe00ff03	86ff007f	f803fc0f	lbfc01fe	e00ff03f	6ff007f8	8001effff


00000000	02062004	00000039	00208000	3e331cf0	00000000	00000000	00000000	aaaaaa00
00000020	00000644	00000140	ffffffffff	ffffffff	ffffffffff	ffffffffff	ffffffffff	ffffffffff
00000040	00ffffbff	fd9035c3	a9fe7bf8	3f00ff0f	c7ffdffe	3c03bc1e	00d57a80	fffffe14
00000060	eb1felfe	ff3cf64c	807f879f	f0266027	18feld74	6abd2000	e7ffffbc0	0ff0f3f0
00000080	9fffee3f	1bc3e440	07fc01fe	ff0dfe00	ebe0035	3fe00ff0	f86ff007	ff803fc0
000000a0	e1bfc01f	fe0fff03	86ff007f	7801a30	f007f81f	37f803fc	c01fe07f	dfe00ff0
000000c0	007f81ff	7f303fc3	000f7ffc	03fc0ff8	f01fe1b	0ff03fe0	f007f86f	3fc0ff80
000000e0	c01fe1bf	07bfff00	fe07fc01	00ff0dfe	f81f007	03fc37f8	e07fc01f	0ff0dfe0
00000100	dfff0003	03fe00ff	7f86ff00	0ff803fc	felbfc01	3fe00ff0	f86ff007	ff801lef
00000120	ff007f81	c37f803f	fc01fe07	0dfe00ff	f007f81f	37f803fc	c000f7ff	803fc0ff
00000140	bfc01fe1	00ff03fe	f007f86	03fc0ff8	f01fe1b	007bff0e0	1fe07fc0	e00ff0df
00000160	7f81ff00	803fc37f	fe07fc01	00ff0dfe	3dff000	f03fe00f	07f86ff0	c0ff803f
00000180	1fe1bfc0	03fe00ff	7f86ff00	0ff801le	1ff007ff	f03fc37f8	7fc01fe0	f0dfe00f
000001a0	ff007f81	c37f803f	fc000f7f	803fc0f	1bfc01fe	e00ff03f	6ff007f8	803fc0ff
000001c0	bfc01fe1	0007bfe0	01fe07fc	fe00ff0d	07f81ff0	f803fc37	1fe07fc0	e00ff0df
000001e0	03dff00	ff03fe00	007f86ff	fc0ff803	01fe1bfc	f03fe00f	07f86ff0	efff8001
00000200	81ff007f	3fc37f30	07fc01fe	ff0dfe00	1ff007ff8	fc37f803	fffc000f7	ff803fc0
00000220	elbfc01f	fe00ff03	86ff007f	803fc0f	1bfc01fe	e0007bff	c01fe07f	dfe00ff0
00000240	007f81ff	7f303fc3	01fe07fc	fe00ff0d	003dff00	0ff03fe0	f007f86f	3fc0ff80
00000260	c01fe1bf	ff03fe00	007f86ff	1efff80	f81f007	03fc37f8	e07fc01f	0ff0dfe0
00000280	81ff007f	3fc37f30	7fffc000f	0ff803fc	felbfc01	3fe00ff0	f86ff007	ff803fc0
000002a0	elbfc01f	fe0007bf	fc01fe07	0dfe00ff	f007f81f	37f803fc	c01fe07f	dfe00ff0
000002c0	0003dfff	00ff03fe	f007f86	03fc0ff8	f01fe1b	0ff03fe0	f007f86f	01efff80
000002e0	7f81ff00	803fc37f	fe07fc01	00ff0dfe	f81f007	03fc37f8	f7ffc000	c0ff803f
00000300	1fe1bfc0	03fe00ff	7f86ff00	0ff803fc	felbfc01	f00007b	7fc01fe0	f0dfe00f
00000320	ff007f81	c37f803f	fc01fe07	0dfe00ff	f0003dff	e00ff03f	6ff007f8	803fc0ff
00000340	bfc01fe1	00ff03fe	f007f86	001efff8	07f81ff0	f803fc37	1fe07fc0	e00ff0df
00000360	7f81ff00	803fc37f	0f7ffc00	fc0ff803	01fe1bfc	f03fe00f	07f86ff0	c0ff803f
00000380	1fe1bfc0	bffe0007	07fc01fe	ff0dfe00	1ff007ff8	fc37f803	7fc01fe0	f0dfe00f
000003a0	ff0003df	fe00ff03	86ff007f	f303fc0f	1bfc01fe	e00ff03f	6ff007f8	8001efff


00000000	02062004	00000039	00208000	3e331cf0	00000000	00000000	00000000	aaaaaa00
00000020	00000644	00000140	ffffffffff	ffffffffff	ffffffffff	ffffffffff	ffffffffff	ffffffffff
00000040	00ffffbff	fd9035c3	a9fe7bf8	3f0fff0f	c7fffdff	3c03bc1e	00d57a80	fffffe14
00000060	eb1felfe	ff3cf64c	807f879f	f0266027	18feld74	6abd2000	e7ffffbc0	0ff0f3f0
00000080	9ffffee3f	1bc3e440	07fc01fe	ff0dfe00	ebe0035	3fe00ff0	f86ff007	ff803fc0
000000a0	e1bfc01f	fe0fff03	86f1007f	7801a30	f007f81f	37f803fc	c01fe07f	dfe00ff0
000000c0	007f81ff	7f803fc3	000f7ffc	03fc0ff8	fc01fe1b	0ff03fe0	f007f86f	3fc0ff80
000000e0	c01felbf	07bffe00	fe07fc01	00ff0dfe	f81f1007	03fc37f8	e07fc01f	0ff0dfe0
00000100	dffff003	03fe00ff	7f86ff00	ff803fc	felbfc01	3fe00ff0	f86ff007	ff801lef
00000120	ff007f81	c37f803f	fc01fe07	0dfe00ff	f007f81f	37f803fc	c000f7ff	803fc0ff
00000140	bfc01fel	00ff03fe	ff007f86	03fc0ff8	fc01fe1b	007bf0e0	1fe07fc0	e00ff0df
00000160	7f81ff00	803fc37f	fe07fc01	00ff0dfe	3dff0000	f03fe00f	07f86ff0	c0ff803f
00000180	1fe1bfc0	03fe00ff	7f86ff00	ff8001e	1ff007f8	fc37f803	7fc01fe0	f0dfe00f
000001a0	ff007f81	c37f803f	fc000ff7f	f803fc0f	1bfc01fe	e00ff03f	6ff007f8	803fc0ff
000001c0	bfc01fel	0007bffe	01fe07fc	fe00ff0d	07f81ff0	f803fc37	1fe07fc0	e00ff0df
000001e0	03dff00	ff03fe00	007f86ff	fc0ff803	01fe1bfc	f03fe00f	07f86ff0	efff8001
00000200	81ff007f	3fc37f80	7fc01fe	0ff00ff0	1ff007f8	fc37f803	ffcc000f7	ff803fc0
00000220	1bfc01f	fe0fff03	86f1007f	f803fc0f	1bfc01fe	e0007bf	c01fe07f	dfe00ff0
00000240	007f81ff	7f803fc3	01fe07fc	fe00ff0d	003dff00	0ff03fe0	f007f86f	3fc0ff80
00000260	c01felbf	ff03fe00	007f86ff	lefff800	f81f1007	03fc37f8	e07fc01f	0ff0dfe0
00000280	81ff007f	3fc37f80	7fffc000f	ff803fc	felbfc01	3fe00ff0	f86ff007	ff803fc0
000002a0	1bfc01f	fe0007bf	fc01fe07	0dfe00ff	f007f81f	37f803fc	c01fe07f	dfe00ff0
000002c0	0003dfff	00ff03fe	ff007f86	03fc0ff8	fc01fe1b	0ff03fe0	f007f86f	01efff80
000002e0	7f81ff00	803fc37f	fe07fc01	00ff0dfe	81f1007	03fc37f8	f7ffc000	c0ff803f
00000300	1fe1bfc0	03fe00ff	7f86ff00	ff803fc	felbfc01	ffe0007b	7fc01fe0	f0dfe00f
00000320	ff007f81	c37f803f	fc01fe07	0dfe00ff	0003dff	e00ff03f	6ff007f8	803fc0ff
00000340	bfc01fel	00ff03fe	ff007f86	001efff8	07f81ff0	f803fc37	1fe07fc0	e00ff0df
00000360	7f81ff00	803fc37f	0f7ffc00	fc0ff803	01fe1bfc	f03fe00f	07f86ff0	c0ff803f
00000380	1fe1bfc0	bffe0007	07fc01fe	ff0dfe00	1ff007f8	fc37f803	7fc01fe0	f0dfe00f
000003a0	ff0003df	fe00ff03	86f1007f	f803fc0f	1bfc01fe	e00ff03f	6ff007f8	8001efff


Git Diff of “Crypto”


105 src/cpu/amd/model_10xxx/mc_patch_01000035.h -> src/cpu/amd/model_10xxx/mc_patch_01000065.h


```
... 00 -1,6 +1,6 @@  
1 /*  
2 ======  
3 - (c) Advanced Micro Devices, Inc., 2004-2005  
4  
5 The enclosed microcode is intended to be used with AMD  
6 Microprocessors. You may copy, view and install the  
# 00 -32,76 +32,77 @@  
32 ======  
33 */  
34  
35 -0x07, 0x20, 0x23, 0x07, 0x35, 0x00, 0x00, 0x01, 0x00, 0x00, 0x00, 0x20, 0x00,  
-0x0E, 0x76, 0x05, 0x55, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
0x22, 0x10, 0x00, 0x00, 0xAA, 0xAA, 0x70, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
-0x49, 0x01, 0x00, 0x0F, 0xFF, 0xFF, 0x01, 0x0B, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
-0xFF, 0xF, 0xFF, 0xFF, 0xF, 0xFF, 0x0F, 0xFF, 0x0F, 0xFF, 0x0F, 0xF, 0xFF,  
-0xFF, 0xF, 0xFF, 0x0A, 0xFF, 0x0F, 0x29, 0xC3, 0x5F, 0x0B, 0x01, 0x00, 0x00, 0x00,  
0x0D, 0x0F,  
0x3C, 0x0C, 0x63, 0x2D, 0x00, 0x96, 0x00, 0x00, 0xAA, 0xFF, 0xEF, 0xAF,  
-0x49, 0x01, 0x00, 0x07, 0x0F, 0xFF, 0x0F, 0x0A, 0x07, 0x0F, 0x0F, 0x0F, 0x0F,  
0x03, 0xA, 0x0F, 0x0C, 0x1F, 0x0E, 0x05, 0x00, 0x0B, 0x04, 0x4A, 0x4B,  
0x0B, 0x0F, 0x0C, 0x3F, 0x0F, 0x03, 0x04, 0x0F, 0x0A, 0x0B, 0x0F, 0x0F,  
-0x3D, 0x0D, 0x0F, 0x0B, 0x0A, 0xE5, 0x0B, 0x07, 0x0A, 0x0A, 0x3F, 0x0F, 0x0F,  
0x0B, 0x3F, 0x97, 0x0F, 0x0F, 0x0B, 0x0F, 0x0B, 0x0F, 0x0F, 0x0F, 0x0F, 0x0F,  
-0x7F, 0x0A, 0x0F, 0x83, 0x09, 0x1A, 0x0B, 0x0B, 0x0F, 0x0C, 0x07, 0x0F,  
0x7C, 0xB, 0xD, 0x1F, 0x0F, 0x0E, 0x1F, 0x0B, 0x0F, 0x0B, 0x0F, 0x0F,  
-0xFF, 0x01, 0x07, 0x00, 0x03, 0x3F, 0x0B, 0x0F, 0x0C, 0x07, 0x0F, 0x00,  
0x0B, 0x0F, 0x0C, 0x85, 0x1B, 0x0E, 0x01, 0x0C, 0x0B, 0x3F, 0x0F, 0x0F,  
-0x0F, 0x0B, 0x0F, 0x0B, 0x0F, 0x0B, 0x0F, 0x0B, 0x0F, 0x0B, 0x0F, 0x0F, 0x0F,  
0x0B, 0x0E, 0x0F, 0x07, 0x01, 0x0C, 0x07, 0x0B, 0x00, 0x07, 0x0F, 0x0E, 0x0E,  
0x0F, 0x02, 0x00, 0x0B, 0x0D, 0x3F, 0x0B, 0x3, 0x0F, 0x0B, 0x0F, 0x0F, 0x0F,  
0x05, 0x0F, 0x0B, 0x0E, 0x03, 0x0B, 0x3D, 0x57, 0x0F, 0x5B, 0x0F, 0x0F, 0x0F,  
0x0C, 0x0C, 0x83, 0x3F, 0x0F, 0x7F, 0x0D, 0x02, 0x01, 0x07, 0x0E, 0x0E, 0x0F,  
0x1B, 0x0B, 0x0B, 0x07, 0x0F, 0x3A, 0x0F, 0x0A, 0x01, 0x0B, 0x04,  
-0x81, 0x07, 0x0B, 0x0F, 0x3F, 0x0B, 0x07, 0x0C, 0x07, 0x0E, 0x01, 0x0C, 0x0F,  
-0x0F, 0x00, 0x0B, 0x0D, 0x1F, 0x0B, 0x07, 0x00, 0x0C, 0x03, 0x0B, 0x37,  
-0x0F, 0x07, 0x0B, 0x0C, 0x0F, 0x0C, 0x3F, 0x0B, 0x01, 0x01, 0x0B, 0x0F, 0x0F,  
-0x0E, 0x03, 0xFF, 0x0B, 0x0B, 0x0F, 0x0B, 0x07, 0x0F, 0x0B, 0x0F, 0x0C, 0x03  
... 1 /*  
2 ======  
3 + (c) Advanced Micro Devices, Inc., 2004-2008  
4  
5 The enclosed microcode is intended to be used with AMD  
6 Microprocessors. You may copy, view and install the  
# 00 -32,76 +32,77 @@  
32 ======  
33 */  
34  
35 +0x08, 0x20, 0x11, 0x01, 0x65, 0x00, 0x00, 0x01, 0x00, 0x00, 0x20, 0x00,  
+0x00, 0x70, 0x07, 0x0C, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
0x22, 0x10, 0x00, 0x00, 0xAA, 0xAA, 0x70, 0x09, 0x00, 0x00,  
+0x49, 0x01, 0x00, 0x08, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,  
+0x0A, 0x0B, 0x00, 0x00, 0x00, 0x56, 0x0F, 0x00, 0x00, 0x9E, 0x0B, 0x00, 0x00,  
+0x9A, 0x0B, 0x00, 0x00, 0x2A, 0x0F, 0x29, 0xC3, 0x5F, 0x0B, 0x01, 0x00, 0x00,  
0x0D, 0x0F,  
0x3C, 0x0C, 0x63, 0x2D, 0x00, 0x96, 0x00, 0x00, 0xAA, 0xFF, 0xEF, 0xAF,  
+0x01, 0x00, 0x05, 0x57, 0x0F, 0x0F, 0x0F, 0x0A, 0x07, 0x0F, 0x0F,  
0x03, 0xFA, 0x0F, 0x0C, 0x0C, 0x1F, 0x0E, 0x05, 0x00, 0x0B, 0x04, 0x4A, 0x4B,  
0x0F, 0x0C, 0x0F,  
+0x35, 0x0B, 0x00, 0x00, 0x0F, 0x0A, 0x05, 0x0F, 0x07, 0x0A, 0x03, 0x0F, 0x0B,  
0x0B, 0x3F, 0x97, 0x0F, 0x0F, 0x0B, 0x0F, 0x0B, 0x0F, 0x0F, 0x0F, 0x0F, 0x0F,  
+0x0A, 0x0F, 0x0A, 0x03, 0x0C, 0x1A, 0x0B, 0x0B, 0x0C, 0x0F, 0x0A, 0x0F, 0x0F,  
+0x5C, 0x0D, 0x00, 0x00, 0x0F, 0x0B, 0x0F, 0x03, 0x0B, 0x0F, 0x0B, 0x55, 0x0F,  
+0x5E, 0x03, 0x39, 0x00, 0x01, 0x3F, 0x0B, 0x07, 0x14, 0x0B, 0x00, 0x00, 0x00,  
+0x7B, 0x07, 0x0F, 0x0B, 0x1F, 0x0B, 0x0A, 0x09, 0x0E, 0x15, 0x0F, 0x0A, 0x0E,  
+0x8F, 0x0B, 0x0A, 0x0B, 0x0F, 0x0B, 0x0B, 0x0F, 0x0B, 0x0B, 0x0F, 0x0B, 0x0B,  
+0x0F, 0x0B, 0x07, 0x0A, 0x01, 0x0C, 0x07, 0x0B, 0x00, 0x07, 0x0F, 0x0E, 0x0E,  
0x0F, 0x02, 0x00, 0x0B, 0x0D, 0x3F, 0x0B, 0x3, 0x0F, 0x0B, 0x0F, 0x0F, 0x0F,  
0x05, 0x0F, 0x0B, 0x0E, 0x03, 0x0B, 0x3D, 0x57, 0x0F, 0x5B, 0x0F, 0x0F, 0x0F,  
0x0C, 0x0C, 0x83, 0x3F, 0x0F, 0x7F, 0x0D, 0x02, 0x01, 0x07, 0x0E, 0x0E, 0x0F,  
0x1B, 0x0B, 0x0B, 0x07, 0x0F, 0x3A, 0x0F, 0x0A, 0x01, 0x0B, 0x04,  
+0x0F, 0x0F, 0x0B, 0x07, 0x0B, 0x0B, 0x0F, 0x02, 0x0C, 0x3B, 0x0F, 0x13, 0x1B,  
+0x7C, 0x03, 0x0A, 0x0A, 0x1F, 0x0B, 0x07, 0x0F, 0x0C, 0x03, 0x0B, 0x37,  
+0x0F, 0x07, 0x0B, 0x0C, 0x0F, 0x0C, 0x3F, 0x0B, 0x01, 0x01, 0x0B, 0x0F, 0x0F,  
+0x0E, 0x03, 0xFF, 0x0B, 0x0B, 0x07, 0x0F, 0x0B, 0x0F, 0x0C, 0x03  
... 1 /*
```















- Unknown instruction set analysis
- Black box model with oracle
- Feed inputs, filter and observe outputs
- Infer structure, encoding, meaning









ROM Address	vector instruction
0x900 - 0x913	-
0x900 - 0x913	-
0x914 - 0x917	rep_cmps_mem8
0x918 - 0x95f	-
0x960	mul_mem16
0x961	idiv
0x962	mul_reg16
0x963	-
0x964	imul_mem16
0x965	bound
0x966	imul_reg16
0x967	-
0x968	bts_imm
0x969 - 0x971	-
0x972 - 0x973	div
0x974 - 0x975	-
0x976 - 0x977	idiv
0x978	-
0x979 - 0x97a	idiv
0x97b - 0x9a7	-
0x9a8	btr_imm
0x9a9 - 0x9ad	-
0x9ae	mfence
0x9af - 09ff	-

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 000001d6 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 00000156 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 00000156 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

`eax = eax + 0x55`

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 00000156 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

`eax = eax + 0x55`

Imm

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

```
0000000011000011110100000001110110000000000000000000000011010101
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 000001d4 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 00000154 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 00000154 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4???
```

`eax = eax ⊕ 0x55`

Input:

```
eax 00000101 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

Output:

```
eax 00000154 ebx 00000101 ecx 00000102 edx 00000103  
esi 00000104 edi 00000105 ebp 00000106 esp 0013b4??
```

`eax = eax ⊕ 0x55`

Uk1	Operation	SwapOps	OpMode	Op1	Uk2	PZSFlags	CFlag	Uk3	OpClass	SegReg	Size	Op2	RegMode	Uk4	Uk5Imm	Imm
u	oooooooooo	x	m	111111	uuu	f	f	u	CCC	ssss	zzz	222222	r	uuuuuu	u	iiiiiiiiiiiiiiii
0	001111100	0		1	011111	010	0	0	000	1111	011	010110	0	0000000	0	00000000011010101
	div2				t24q			reg	os4	64b	t15q				0xd5	

Uk1	Operation	SwapOps	OpMode	Op1	Uk2	PZSFlags	CFlag	Uk3	OpClass	SegReg	Size	Op2	RegMode	Uk4	Uk5Reg	Op3	Uk6Reg
u	oooooooooo	x	m	111111	uuu	f	f	u	CCC	ssss	zzz	222222	r	uuuuuu	uu	333333	uuuuuuuuuu
0	001111111	1		0	101001	100	0	0	001	0111	010	101010	1	010000	00	010000	0000000000
	ld				regmd5			ld	rs	32b	t35d				t9d		

Uk1	ShortOprn	Condition	SwapOps	OpMode	Op1	Uk2	PZSFlags	CFlag	Uk3	OpClass	SegReg	Size	Op2	RegMode	Uk4	RomAddr
u	oooo	cccc	x	m	111111	uuu	f	f	u	CCC	ssss	zzz	222222	r	uuuuuu	aaaaaaaaaaaaaaaaaa
0	0101	00100	1	1	111001	101	0	0	0	000	1111	011	111011	0	000000	000000000000000011
	jcc	EZF			t50q			reg	os4	64b	t52q				0x3	


Uk1	Action	Uk2	RomAddr
uuuuuuuuuuuuuu	ooo	uu	aaaaaaaaaaaa
11111111111110	010	10	010110100101
	branch		0x5a5


```
sub eax, edx
sub.C t56q, rcx, 0x100
jcc ECF, 1
.sw_next // implied sequence word if omitted
```


```
ld t1d, [eax]
st [edx], t1d
mov eax, eax
.sw_complete
```


```
mov eax, 1
sub.Q rax, rcx
add.EP t56d, eax, ecx
.sw_branch 0xF01
```


Microcode ROM		Microcode RAM	
0x96E			0xFE0
0x96F			0xFE1
0x970			0xFE2
0x971			0xFE3
MR0	0x972		0xFE4
	0x973		0xFE5
MR1	0x974		0xFE6
	0x975		0xFE7


















Virtual Addresses



```
mov t13q, t56q, -0x1
mov t14q, t56q, -0x1
rrl t10q, rcx, 0x10

xor.Z t56w, t10w, -0x4000
jcc EZF, -0x4f7
xor.Z t56w, t10w, -0x3fff

jcc EZF, 0x430
sub.C t12q, rcx, 0x200
jcc nECF, 0x9

mov.Z t11q, t56q, 0x1f
jcc EZF, 0x2a3
sub.C t56q, rcx, 0x17b
```

- Heatmaps - location of handlers for x86 instructions in microcode ROM

- Heatmaps - location of handlers for x86 instructions in microcode ROM
- 29 Micro Ops
 - Logic, arithmetic, load, store
 - Write x86 program counter
 - Conditional microcode branch
 - Read special internal registers (TSC, CR*, CPL)

- Heatmaps - location of handlers for x86 instructions in microcode ROM
- 29 Micro Ops
 - Logic, arithmetic, load, store
 - Write x86 program counter
 - Conditional microcode branch
 - Read special internal registers (TSC, CR*, CPL)
- Sequence word
 - Next triad, sequence complete, unconditional branch

- Heatmaps - location of handlers for x86 instructions in microcode ROM
- 29 Micro Ops
 - Logic, arithmetic, load, store
 - Write x86 program counter
 - Conditional microcode branch
 - Read special internal registers (TSC, CR*, CPL)
- Sequence word
 - Next triad, sequence complete, unconditional branch
- Substitution engine - replace bit masks in micro ops with arguments from x86 instruction


- Heatmaps - location of handlers for x86 instructions in microcode ROM
- 29 Micro Ops
 - Logic, arithmetic, load, store
 - Write x86 program counter
 - Conditional microcode branch
 - Read special internal registers (TSC, CR*, CPL)
- Sequence word
 - Next triad, sequence complete, unconditional branch
- Substitution engine - replace bit masks in micro ops with arguments from x86 instruction
- ROM dump with disassembly

- Heatmaps - location of handlers for x86 instructions in microcode ROM
- 29 Micro Ops
 - Logic, arithmetic, load, store
 - Write x86 program counter
 - Conditional microcode branch
 - Read special internal registers (TSC, CR*, CPL)
- Sequence word
 - Next triad, sequence complete, unconditional branch
- Substitution engine - replace bit masks in micro ops with arguments from x86 instruction
- ROM dump with disassembly
- Augmenting x86 instructions

- Remote microcode attacks
 - Control flow hijack in browsers induced by microcode
 - Triggered remotely with ASM.JS, WebAssembly

- Remote microcode attacks
 - Control flow hijack in browsers induced by microcode
 - Triggered remotely with ASM.JS, WebAssembly
- Cryptographic microcode Trojans
 - Introduce timing side-channels in constant-time ECC implementation
 - Inject faults to enable fault attacks

- Hooking framework
 - Hook selected x86 instruction, jump to trampoline
 - Apply pre-filter in microcode directly
 - No overhead for non-hooked instructions



- RDTSC - Limit resolution in userspace

- RDTSC - Limit resolution in userspace
- BOUND - Replace with HWASAN instruction
 - bound reg, size
 - Checks the address in reg for an access of given size
 - Follows HWASAN semantics
 - No x86 register used, smaller code size, faster

- RDTSC - Limit resolution in userspace
- BOUND - Replace with HWASAN instruction
 - bound reg, size
 - Checks the address in reg for an access of given size
 - Follows HWASAN semantics
 - No x86 register used, smaller code size, faster
- WRMSR - Authenticate microcode updates
 - Before update compute HMAC of update blob
 - Verify against signature appended to original update
 - Jump to default handler to apply update

- Microcode enclave
 - Malicious kernel code cannot interfere, remote attestation
 - Limitations wrt code size and memory
 - Enclave program is implemented in microcode, must be well behaving

- Microcode enclave
 - Malicious kernel code cannot interfere, remote attestation
 - Limitations wrt code size and memory
 - Enclave program is implemented in microcode, must be well behaving
- Instruction Set Randomization
 - Systems defense against code injection, JIT-ROP
 - Shuffle instruction semantics
 - Mask input/output before reading from/writing to registers or memory

- What is microcode?
- Architectural crash course
- Analysis
- Demo

- Not an attack, demonstration of capabilities of malicious microcode update
- Unmodified Firefox and Linux
- Malicious microcode update loaded
- Backdoor triggered via Webassembly module

```
mov t1d, 0xdead // load trigger constant
sll t1d, 16
add t1d, 0xc0de
```

```
mov t1d, 0xdead // load trigger constant
sll t1d, 16
add t1d, 0xc0de

sub.Z t1d, regmd4 // compare argument 1 to constant
jcc nEZF, 0x3      // jump to implementation of shrd, not shown
mov eax, 11         // syscall number -> eax
```

```
mov t1d, 0xdead // load trigger constant
sll t1d, 16
add t1d, 0xc0de

sub.Z t1d, regmd4 // compare argument 1 to constant
jcc nEZF, 0x3      // jump to implementation of shrd, not shown
mov eax, 11         // syscall number -> eax

add ebx, ecx, 20   // prepare buffer offsets and syscall args
...
```

```
mov t1d, 0xdead // load trigger constant
sll t1d, 16
add t1d, 0xc0de

sub.Z t1d, regmd4 // compare argument 1 to constant
jcc nEZf, 0x3      // jump to implementation of shrd, not shown
mov eax, 11         // syscall number -> eax

add ebx, ecx, 20   // prepare buffer offsets and syscall args
...
mov t1d, regmd6    // get EIP offset from argument 2
add t1d, pcd       // add offset and next EIP
writePC t1d        // set next EIP to new value
.sw_complete
```

- No signature, any update accepted

- No signature, any update accepted
- Backdoors are possible

- No signature, any update accepted
- Backdoors are possible
- Trojans very hard to detect

- No signature, any update accepted
- Backdoors are possible
- Trojans very hard to detect
- Not really fixable (hardware recall...)

- No signature, any update accepted
- Backdoors are possible
- Trojans very hard to detect
- Not really fixable (hardware recall...)
- Hacky fix: load update to secure (or brick) update mechanism

- Vendor
 - Full knowledge and (for newer CPUs) signing keys
 - Easy to hide backdoor in encrypted “bugfix” update or directly in silicon

- Vendor
 - Full knowledge and (for newer CPUs) signing keys
 - Easy to hide backdoor in encrypted “bugfix” update or directly in silicon
- State actor
 - Can coerce vendors into disclosing knowledge and keys
 - Resources for targeted (hardware-)RE and interdiction
 - Insertion into BIOS/UEFI ROM

- Vendor
 - Full knowledge and (for newer CPUs) signing keys
 - Easy to hide backdoor in encrypted “bugfix” update or directly in silicon
- State actor
 - Can coerce vendors into disclosing knowledge and keys
 - Resources for targeted (hardware-)RE and interdiction
 - Insertion into BIOS/UEFI ROM
- Advanced independent attacker (unlikely)
 - Knowledge via RE or leak
 - Signing keys via weak crypto or leak
 - Gain kernel access, escalate to BIOS write or update BIOS via physical attack
 - Probably not useful for widespread attacks

- Timing measurements
 - Timing measurements for all instructions and input values
 - Backdoor will introduce slight timing delay and/or change the retired micro op count
 - Especially useful for comparing two microcode patch levels

- Timing measurements
 - Timing measurements for all instructions and input values
 - Backdoor will introduce slight timing delay and/or change the retired micro op count
 - Especially useful for comparing two microcode patch levels
- Reverse engineering
 - RE the microcode update and ROM
 - For 100% coverage also requires RE of the complete silicon
 - Check implementation of each instruction against spec
 - Open source cores are an advantage (if you trust your fab)

- Microcode can be reverse engineered and changed
- ... and gives powerful capabilities
- Sample updates and driver available on Github (use at your own peril!)

<https://github.com/RUB-SysSec/Microcode>

Horst Görtz Institute for IT-Security
Ruhr-Universität Bochum

emproof
www.emproof.de