
din[127:0]
aclk
s_axis_adc
aresetn_0
slice_1
din[127:0]
RTL
dout[39:0]
port_slicer_v1_0
phase_0
aclk
cfg_data[39:0]
RTL
m_axis
axis_constant_v1_0
osc_0
S_AXIS_PHASE
aclk
M_AXIS_DATA
DDS Compiler
lfsr_0
aclk
aresetn
RTL
m_axis
axis_lfsr_v1_0
mult_0
S_AXIS_A
S_AXIS_B
S_AXIS_CTRL
aclk
M_AXIS_DOUT
Complex Multiplier
bcast_0
S_AXIS
aclk
aresetn
M00_AXIS
M01_AXIS
AXI4-Stream Broadcaster
cic_0
S_AXIS_DATA
aclk
aresetn
M_AXIS_DATA
event_halted
CIC Compiler
cic_1
S_AXIS_DATA
aclk
aresetn
M_AXIS_DATA
event_halted
CIC Compiler
mux_out_sel_slice
din[127:0]
RTL
dout[0:0]
port_slicer_v1_0
fir_0
S_AXIS_DATA
aresetn
aclk
M_AXIS_DATA
FIR Compiler
fir_1
S_AXIS_DATA
aresetn
aclk
M_AXIS_DATA
FIR Compiler
slice_0
din[127:0]
RTL
dout[0:0]
port_slicer_v1_0
gmsk_iq_pack_fir
s_axis_i
s_axis_q
clk
aresetn
RTL
m_axis
gmsk_iq_pack_v1_0
GMSK_Demod
s_axis
clk_0
aresetn_0
sel_out
m_axis_salida
nivel[19:0]
activo_confirmado
piso_ruido_dbg[19:0]
dispersion_dbg[19:0]
activo_ext
pico_cont[31:0]
rafaga_info[31:0]
xlconstant_0
dout[17:0]
Constant (Discontinued)
xlconcat_0
In0[15:0]
In1[19:0]
In2[0:0]
In3[19:0]
In4[19:0]
In5[0:0]
In6[17:0]
In7[31:0]
In8[31:0]
dout[159:0]
Concat (Discontinued)
dout[159:0]
fifo_0
s_axis
aclk
aresetn
RTL
m_axis
write_count[15:0]
read_count[15:0]
axis_fifo_v1_0
m_axis