
aclk
din[127:0]
vgain_slice
din[127:0]
RTL
dout[31:0]
port_slicer_v1_0
axis_constant_0
aclk
cfg_data[31:0]
RTL
m_axis
axis_constant_v1_0
m_axis