

Vaux0
Vaux1
Vaux8
Vaux9
adc_dat_a_i[15:0]
adc_dat_b_i[15:0]
Vp_Vn
adc_0
aclk
adc_dat_a[15:0]
adc_dat_b[15:0]
m_axis
adc_csn
axis_red_pitaya_adc_v1_0
rx_0
s_axis_adc
aclk
aresetn_0
din[127:0]
m_axis
dout[159:0]
hub_0
s00_axis
s01_axis
s02_axis
s03_axis
s04_axis
s05_axis
s_axi
aclk
aresetn
cfg_data[159:0]
b00_bram
b01_bram
b02_bram
b03_bram
b04_bram
b05_bram
m00_axis
m01_axis
m02_axis
m03_axis
m04_axis
m05_axis
cfg_data[127:0]
axi_hub_v1_0
adc_csn_o
dac_pwm_o[3:0]
exp_n_tri_io[7:0]
exp_p_tri_io[1:0]
led_o[7:0]
ps_0
S_AXI_HP0_FIFO_CTRL
S_AXI_HP0
M_AXI_GP0_ACLK
M_AXI_GP1_ACLK
S_AXI_HP0_ACLK
GPIO_0
DDR
FIXED_IO
SPI_0
USBIND_0
M_AXI_GP0
M_AXI_GP1
FCLK_CLK0
FCLK_RESET0_N
ZYNQ7 Processing System
DDR
FIXED_IO
const_0
dout[0:0]
constant_v1_0
rst_0
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
test_0
s_axi
aclk
aresetn
m_axis
m_axi
pll_0
CLK_IN1_D
clk_in1_n
clk_in1_p
clk_out1
clk_out2
clk_out3
locked
Clocking Wizard
adc_clk_n_i
adc_clk_p_i
dac_0
s_axis
aclk
clk_clk
srl_clk
locked
dac_clk
dac_rst
dac_sel
dac_wrt
dac_dat[13:0]
axis_red_pitaya_dac_v1_0
dac_clk_o
dac_rst_o
dac_sel_o
dac_wrt_o
dac_dat_o[13:0]