
axis_ram_reader_0
aclk
aresetn
min_addr[31:0]
cfg_data[17:0]
m_axis
m_axi
sts_data[17:0]
axis_ram_reader_v1_0
m_axi
axi_hub_0
s00_axis
s01_axis
s02_axis
s03_axis
s04_axis
s05_axis
s_axi
aclk
aresetn
sts_data[31:0]
b00_bram
b01_bram
b02_bram
b03_bram
b04_bram
b05_bram
m00_axis
m01_axis
m02_axis
m03_axis
m04_axis
m05_axis
cfg_data[95:0]
axi_hub_v1_0
addr_slice
din[95:0]
dout[31:0]
port_slicer_v1_0
rst_slice
din[95:0]
dout[0:0]
port_slicer_v1_0
size_slice
din[95:0]
dout[17:0]
port_slicer_v1_0
axis_fifo_0
s_axis
aclk
aresetn
m_axis
write_count[15:0]
read_count[15:0]
axis_fifo_v1_0
m_axis
s_axi
aclk
aresetn